Static information storage and retrieval – Read/write circuit
Reexamination Certificate
2007-07-23
2010-06-08
Le, Vu A (Department: 2824)
Static information storage and retrieval
Read/write circuit
C365S189050
Reexamination Certificate
active
07733707
ABSTRACT:
The present invention relates to a semiconductor device, and more precisely to an 1-transistor type DRAM cell implemented using bulk silicon, a DRAM device and a DRAM comprising thereof and a driving method thereof and a manufacturing method thereof. The driving method of an 1-transistor type DRAM comprises: a data hold process biasing a word line at a negative voltage level and biasing a sensing line and a bit line at a first constant voltage level; a data purging process resetting data by biasing the word line at a second constant voltage level and biasing the sensing line and the bit line at the first constant voltage level; and a data write process allowing a write current to be flowed from the bit line to a floating body by raising the bit line to the second constant voltage level and raising the sensing line to the half second constant voltage level, while maintaining the bias of the word line at the second constant voltage level.
REFERENCES:
patent: 6912150 (2005-06-01), Portman et al.
patent: 7355916 (2008-04-01), Bauser
patent: 7436706 (2008-10-01), Popoff et al.
patent: 7476939 (2009-01-01), Okhonin et al.
patent: 7492632 (2009-02-01), Carman
patent: 2003/0112659 (2003-06-01), Ohsawa
patent: 1996-0036019 (1996-10-01), None
patent: 100177783 (1998-11-01), None
patent: 1020000003617 (2000-01-01), None
patent: 1020000033906 (2000-06-01), None
patent: 1020010048993 (2001-06-01), None
patent: 2002-0002518 (2002-01-01), None
patent: 100349371 (2002-08-01), None
patent: 1020030057173 (2003-07-01), None
patent: 2004-0110817 (2004-12-01), None
patent: 20040110817 (2004-12-01), None
patent: 1020050025822 (2005-03-01), None
patent: 1020060027484 (2006-03-01), None
patent: 1020060076162 (2006-07-01), None
patent: 100669558 (2007-01-01), None
patent: 2008-0008909 (2008-01-01), None
Notice of Patent Grant mailed Jan. 16, 2008 corresponding to KR 10-2006-0075413.
Notice of Patent Grant mailed Jan. 14, 2008 corresponding to KR 10-2006-0075414.
Notice of Patent Grant mailed Jan. 14, 2008 corresponding to KR 10-2006-0075415.
Notice of Preliminary Rejection-Korean Property Office Sep. 21, 2007.
Hynix / Semiconductor Inc.
Ladas & Parry LLP
Le Vu A
LandOfFree
1-transistor type DRAM cell, DRAM device and DRAM comprising... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with 1-transistor type DRAM cell, DRAM device and DRAM comprising..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and 1-transistor type DRAM cell, DRAM device and DRAM comprising... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4181767