Fully asynchronous interface with programmable metastability set

Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates – Metastable state prevention

Patent


  [ 0.00 ] – not rated yet Voters 0   Comments 0

Please leave your Comment & Rating

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.