Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Patent
1997-08-12
2000-04-25
Prenty, Mark V.
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
257316, 257317, H01L 29788
Patent
active
060547332
ABSTRACT:
A method for forming a floating gate semiconductor device such as an electrically erasable programmable read only memory is provided. The device includes a silicon substrate having an electrically isolated active area. A gate oxide, as well as other components of a FET (e.g., source, drain) are formed in the active area. A self aligned floating gate is formed by depositing a conductive layer (e.g., polysilicon) into the recess and over the gate oxide. The conductive layer is then chemically mechanically planarized to an endpoint of the isolation layer so that all of the conductive layer except material in the recess and on the gate oxide is removed. Following formation of the floating gate an insulating layer is formed on the floating gate and a control gate is formed on the insulating layer.
REFERENCES:
patent: 4818725 (1989-04-01), Lichtel, Jr. et al.
patent: 4833094 (1989-05-01), Kenney
patent: 4997781 (1991-03-01), Tigelaar
patent: 5032881 (1991-07-01), Sardo et al.
patent: 5047362 (1991-09-01), Bergemont
patent: 5196353 (1993-03-01), Sandu et al.
patent: 5235200 (1993-08-01), Komori et al.
patent: 5279234 (1994-01-01), Huang et al.
patent: 5290721 (1994-03-01), Yoshimi et al.
patent: 5292673 (1994-03-01), Shinriki et al.
patent: 5315142 (1994-05-01), Acovic
patent: 5372962 (1994-12-01), Hirota et al.
patent: 5407534 (1995-04-01), Thakur
patent: 5451803 (1995-09-01), Oji et al.
patent: 5521108 (1996-05-01), Rostoker et al.
patent: 5680345 (1997-10-01), Hsu et al.
patent: 5767005 (1998-06-01), Doan et al.
patent: 5892257 (1999-04-01), Acocella et al.
Patrick, William J. et al., "Application of Chemical Mechanical Polishing to the Fabrication of VLSI Circuit Interconnections", J. Electrochem Soc., vol. 138, No. 6, Jun. 1991, pp. 1778-1784.
Kaufman, F. B., et al., "Chemical-Mechanical Polishing for Fabricating Patterned W Metal Features as Chip Interconnects", J. Electrochem Soc., vol. 138, No. 11, Nov., 1991, pp. 3460-3465.
Doan Trung Tri
Lowrey Tyler A.
Gratton Stephen A.
Micro)n Technology, Inc.
Prenty Mark V.
LandOfFree
Method for fabricating a flash EEPROM does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for fabricating a flash EEPROM, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for fabricating a flash EEPROM will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-995226