Patent
1993-09-27
1995-08-08
Harvey, Jack B.
395750, 395500, 395800, 395842, 395879, 395775, 395739, G06F 1314, G06F 132
Patent
active
054407478
ABSTRACT:
A data processor that includes an interrupt controller, a condition code register, a condition code stacking register, a data memory with a stacking area, a data processing unit, and an interrupt request decoder. The interrupt controller receives interrupt request signals including a break interrupt request signal and a plurality of standard interrupt request signals. The condition code register stores condition code values including a data processor mode control value. The data processing unit performs data processing operations. The data processing operations are suspended when the data processor mode control value is set to a predefined "sleep mode" value and are enabled when the data processor mode control value is set to a predefined "run mode". The interrupt decoder responds to a received break interrupt request signal by generating: (A) first, condition code register control signals to copy the mode control value stored in the condition code register into the condition code stacking register, (B) second, condition code register control signals to set the mode control value to-the predefined "run mode" value. It responds to a standard interrupt request signal by generating: (A) first, condition code register control signals to set the mode control value to the predefined "run mode" value; and (B), second, condition code register control signals to copy the mode control value stored in the condition code register into the data stacking area.
REFERENCES:
patent: 4498135 (1985-02-01), Caudel
patent: 4503500 (1985-03-01), Magar
patent: 4935867 (1990-06-01), Wang et al.
patent: 4980836 (1990-12-01), Carter et al.
patent: 5175845 (1992-12-01), Little
patent: 5185878 (1993-02-01), Baror et al.
patent: 5203000 (1993-04-01), Folkes et al.
patent: 5241680 (1993-08-01), Cole et al.
patent: 5287458 (1994-02-01), Michael et al.
patent: 5313618 (1994-05-01), Pawloski
patent: 5325359 (1994-06-01), Jordan et al.
patent: 5329471 (1994-07-01), Swoboda et al.
Harvey Jack B.
Hitachi America Ltd.
Wiley David A.
LandOfFree
Data processor with control logic for storing operation mode sta does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Data processor with control logic for storing operation mode sta, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data processor with control logic for storing operation mode sta will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-978770