Method for minimizing the hot carrier effect in N-MOSFET devices

Semiconductor device manufacturing: process – Introduction of conductivity modifying dopant into... – Ion implantation of dopant into semiconductor region

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

438528, H01L 21425

Patent

active

057504350

ABSTRACT:
An N-Channel Metal Oxide Semiconductor Field Effect Transistor (N-MOSFET) with minimum susceptibility to the Hot Carrier Effect (HCE) and a method by which the N-MOSFET is fabricated. Formed upon a semiconductor substrate is a N-MOSFET structure including a gate oxide upon a semiconductor substrate, a gate electrode upon the gate oxide and a pair of N+ source/drain regions adjoining the gate electrode and the gate oxide. Implanted into the gate oxide regions beneath the gate electrode edges is a dose of a hardening ion. The hardening ion may be either nitrogen ion or fluorine ion. The hardening ion is implanted at an angle non-orthogonal to the plane of the semiconductor substrate through means of a large tilt angle ion implant process. Optionally, a Lightly Doped Drain (LDD) source/drain electrode structure or Double Doped Drain (DDD) source/drain electrode structure may be incorporated into the N-MOSFET structure.

REFERENCES:
patent: 5108935 (1992-04-01), Rodder
patent: 5155369 (1992-10-01), Current
patent: 5223445 (1993-06-01), Fuse
patent: 5270227 (1993-12-01), Kameyama et al.
patent: 5308780 (1994-05-01), Chou et al.
patent: 5346841 (1994-09-01), Yajima
patent: 5360749 (1994-11-01), Anjum et al.
patent: 5369297 (1994-11-01), Kusunoki et al.
patent: 5372957 (1994-12-01), Liang et al.
patent: 5496751 (1996-03-01), Wei et al.
patent: 5516707 (1996-05-01), Loh et al.
Kuroi et al., Novel NICE (Nitrogen Implantation into CMOS Gate Electrode and Source-Drain) Structure for High Reliability and High Performance 0.25 um Dual Gate CMOS, IEDM 1993, IEEE, 13.2.1-13.2.4, pp. 325-328, 1993.
Wolf et al., "Silicon Processing for the VLSI Era", vol. II, Lattice Press, 1990, pp. 361-363.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method for minimizing the hot carrier effect in N-MOSFET devices does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for minimizing the hot carrier effect in N-MOSFET devices, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for minimizing the hot carrier effect in N-MOSFET devices will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-978765

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.