Static information storage and retrieval – Read/write circuit – For complementary information
Patent
1993-04-08
1995-08-08
Clawson, Jr., Joseph E.
Static information storage and retrieval
Read/write circuit
For complementary information
365208, 36518909, 36523006, 36523008, G11C 700
Patent
active
054405122
ABSTRACT:
A semiconductor memory device includes an address input circuit for receiving an address signal and outputting an internal address signal corresponding to the received address signal; an address decoder for decoding the internal address signal and outputting a decoded signal; a memory cell array having a plurality of memory cells each capable of storing data, as selected by the decoded signal, the selected memory cell outputting memory cell data; and an output circuit for outputting a truth data and false data at the same time in accordance with the output memory cell data of the selected memory cell.
REFERENCES:
patent: 4348747 (1982-09-01), Takahashi
patent: 4376989 (1983-03-01), Takemae
patent: 4385369 (1983-05-01), Sheppard
patent: 4393480 (1983-07-01), Shimada
patent: 4888737 (1989-12-01), Sato
patent: 4951259 (1990-08-01), Sato et al.
patent: 4965770 (1990-10-01), Yanagisawa
patent: 5105389 (1992-04-01), Matsuo et al.
Harima Takayuki
Segawa Makoto
Clawson Jr. Joseph E.
Kabushiki Kaisha Toshiba
LandOfFree
Semiconductor memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-976473