Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Patent
1997-12-23
2000-12-05
Nguyen, Hiep T.
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
711125, 711137, 711169, 712207, 712239, 712219, G06F 1208
Patent
active
061579882
ABSTRACT:
A pipelined processor includes a branch acceleration technique which is based on an improved branch cache. The improved branch cache minimizes or eliminates delays caused by branch instructions, especially data-dependent unpredictable branches. In pipelined and multiply pipelined machines, branches can potentially cause the pipeline to stall because the branch alters the instruction flow, leaving the prefetch buffer and first pipeline stages with discarded instructions. This has the effect of reducing system performance by making the branch instruction appear to require multiple cycles to execute. The improved branch cache differs from conventional branch caches. In particular, the improved cache is not used for branch prediction, but rather, the improved branch cache avoids stalls by providing data that will be inserted into the pipeline stages that would otherwise have stalled when a branch is taken. Special architectural features and control structures are supplied to minimize the amount of information that must be cached by recognizing that only selected types of branches should be cached and by making use of available cycles that would otherwise be wasted. The improved branch cache supplies the missing information to the pipeline in the place of the discarded instructions, completely eliminating the pipeline stall. This technique accelerates performance, especially in real-time code that must evaluate data-dependent conditions and branch accordingly.
REFERENCES:
patent: 3949379 (1976-04-01), Ball
patent: 4926323 (1990-05-01), Baror et al.
patent: 4984154 (1991-01-01), Hanatani et al.
patent: 4991080 (1991-02-01), Emma et al.
patent: 5136696 (1992-08-01), Beckwith et al.
patent: 5226130 (1993-07-01), Favor et al.
patent: 5265213 (1993-11-01), Weiser et al.
patent: 5283873 (1994-02-01), Steely, Jr. et al.
patent: 5454117 (1995-09-01), Puziol et al.
patent: 5469552 (1995-11-01), Suzuki et al.
patent: 5506976 (1996-04-01), Jaggar
patent: 5734881 (1998-03-01), White et al.
patent: 5740417 (1998-04-01), Kennedy et al.
patent: 5740418 (1998-04-01), Hara
Micro)n Technology, Inc.
Nguyen Hiep T.
LandOfFree
Method and apparatus for high performance branching in pipelined does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for high performance branching in pipelined, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for high performance branching in pipelined will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-970731