Patent
1994-10-07
1998-03-17
Harvey, Jack B.
395280, G06F 1300
Patent
active
057297673
ABSTRACT:
A computer system including a host CPU, a primary PCI bus coupled to the CPU, and a bus adapter coupled to the primary PCI bus, wherein the host CPU can access peripherals comprised in the bus adapter even when the bus adapter is inoperable. The bus adapter includes a PCI to PCI interface controller which includes a primary PCI interface for coupling to the primary PCI bus and a secondary PCI interface bridge for coupling to a secondary PCI bus. Peripheral bus interface logic is coupled between the primary PCI interface and the secondary PCI interface, and this interface logic couples to various peripheral devices, including ROM/Flash memory and non-volatile static random access memory (NVSRAM). According to the present invention, a host utility executing on the CPU can access the peripheral devices without having to access the secondary PCI bus. Thus, if the secondary PCI bus becomes inoperable or the local processor is unable to boot, the host can still access the memory in the peripheral devices because the peripheral interface is effectively decoupled from the secondary PCI bus and the local processor. The present invention includes a host utility which can update the Flash memory, thereby providing a cost-effective and efficient mechanism for restoring code in a corrupted Flash device on a failed board. This also enables the Flash memory to be programmed for the first time during manufacturing. The system and method of the present invention allows the host CPU to access the NVRAM to obtain event failure information even if the secondary PCI bus has failed.
REFERENCES:
patent: 4484263 (1984-11-01), Olson et al.
patent: 4736373 (1988-04-01), Schmidt
patent: 4740882 (1988-04-01), Miller
patent: 5019799 (1991-05-01), Oshiage et al.
patent: 5047921 (1991-09-01), Kinter et al.
patent: 5054024 (1991-10-01), Whetsel
patent: 5056093 (1991-10-01), Whetsel
patent: 5197034 (1993-03-01), Fandrich et al.
patent: 5361343 (1994-11-01), Kosonocky et al.
patent: 5396602 (1995-03-01), Amini et al.
Jones Craig S.
Lory Jay
Pecone Victor K.
Dell USA L.P.
Harvey Jack B.
Terrile Stephen A.
Wiley David A.
LandOfFree
System and method for accessing peripheral devices on a non-func does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for accessing peripheral devices on a non-func, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for accessing peripheral devices on a non-func will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-967688