Semiconductor memory device having a defect relief arrangement

Details Semiconductor memory device having a defect relief arrangement Semiconductor memory device having a defect relief arrangement

1997-01-31

1998-09-15

Zarabian, A.

Static information storage and retrieval

Read/write circuit

Bad bit

365236, 36518509, G11C 700

Patent

active

058089446

ABSTRACT:
In a semiconductor storage device wherein data lines connected to a plurality of memory cells selected by a select operation of word lines are sequentially selected by using an address signal generated by an address counter to serially read data in individual unit of at least one word line: redundancy data lines disposed perpendicular to the word lines are provided; a column select circuit receiving a Y address signal selects one of the data lines or redundancy data lines; a redundancy memory circuit stores, in the order of the selection operation by the column select circuit, a defect address signal of a defect data line among the data lines and a redundancy address signal of a corresponding redundancy data line; an address comparator circuit compares one defect address signal read from the redundancy memory circuit with an address signal generated by the address counter; an address signal for the redundancy memory circuit is generated by performing a count operation in response to a coincidence signal generated by the address comparator circuit; and the address signal generated by the address counter is replaced by a redundancy address signal read in response to the coincidence signal from the redundancy memory circuit and used as the Y address signal. Accordingly, a redundancy circuit of simple configuration can be obtained because only a single address comparator circuit is used.

REFERENCES:
patent: 5097447 (1992-03-01), Ogawa
patent: 5339344 (1994-08-01), Kimura
IEEE Int'l Solid-State Circuits Conference, 1980, pp. 152 and 153.
IEEE, J. Solid-State Circuits, vol. 23, No. 5, (1988), pp. 1157-1163.
IEEE Int'l Solid-State Circuits Conference, 1987, pp. 76 and 77.

Affiliated with

Also associated with

Rating

Semiconductor memory device having a defect relief arrangement does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory device having a defect relief arrangement, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device having a defect relief arrangement will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-95587