Semiconductor memory device having a multi-bit input/output conf

Details Semiconductor memory device having a multi-bit input/output conf Semiconductor memory device having a multi-bit input/output conf

1994-06-04

1996-03-26

Lane, Jack A.

Static information storage and retrieval

Read/write circuit

Bad bit

36518902, 36523003, 371 401, G11C 700, G06F 1100

Patent

active

055026753

ABSTRACT:
A semiconductor memory device includes a plurality of memory cell arrays and a plurality of word lines and bit lines. The semiconductor memory device has a plurality of row driving circuits for simultaneously activating a plurality of word lines, and a plurality of column driving circuits for simultaneously and independently activating a plurality of column selection lines to simultaneously select a plurality of bit lines. A data selector selects, from the memory cells selected by the word and bit lines, a memory cell selected by different word lines and bit lines. Thus, a plurality of bits are read out or written into the memory cell arrays in parallel.

REFERENCES:
patent: 4006467 (1977-02-01), Bowman
patent: 4483001 (1984-11-01), Ryan
patent: 4675845 (1987-06-01), Itoh et al.
patent: 4691298 (1987-09-01), Fukuda et al.
patent: 4692923 (1987-09-01), Poeppelman
patent: 4747080 (1988-05-01), Yamada
patent: 4758995 (1988-07-01), Sato
patent: 4766573 (1988-08-01), Takemae
patent: 4802132 (1989-01-01), Ohsawa
patent: 4817052 (1989-03-01), Shinoda et al.
patent: 4847810 (1989-06-01), Tagami
patent: 4918662 (1990-04-01), Kondo
patent: 4941129 (1990-07-01), Oshima
patent: 4943967 (1990-07-01), Shinodu et al.
patent: 4974203 (1990-11-01), Sakurai
Patent Abstracts of Japan, vol. 11, No. 236 (P-601), Japanese Patent Publication 62-047900, Mar. 2, 1987, Yoichi Hamada, "Memory Device".
IEEE Journal of Solid-State Circuits, vol. 23, No. 1, Feb. 1988, New York, pp. 20-26, Toshio Yamada et al, "A 4-Mbit DRAM With 16-Bit Concurrent ECC".
Electronic Design, vol. 33, No. 4, Feb. 1985, Hasbrouck Heights, New Jersey, pp. 121-126, 128, 130, 132, 134, and 136, Dave Bursky, "Technology Report: Digital Circuits".

Affiliated with

Also associated with

Rating

Semiconductor memory device having a multi-bit input/output conf does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory device having a multi-bit input/output conf, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device having a multi-bit input/output conf will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-921286