Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Patent
1997-11-06
1999-07-06
Quach, T. N.
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
438624, 438631, 438706, H01L 2138, H01L 2131
Patent
active
059207914
ABSTRACT:
A method of gap filling in the intermetal dielectric layer is described. Semiconductor device structures are provided in and on a semiconductor substrate and covered with an insulating layer. A conducting layer is deposited overlying the insulating layer and patterned wherein a gap is formed between portions of the patterned conducting layer. In a deposition chamber, the following steps are repeated until the gap is completely filled: a) depositing an oxide layer over the patterned conducting layer wherein an oxide overhang is formed on either side of the gap, and b) etching away the oxide overhang. The second conducting layer may now be deposited and patterned completing the fabrication of the integrated circuit device.
REFERENCES:
patent: 5098865 (1992-03-01), Machado et al.
patent: 5270264 (1993-12-01), Andideh et al.
patent: 5275977 (1994-01-01), Otsubo et al.
patent: 5294294 (1994-03-01), Namose
patent: 5302233 (1994-04-01), Kim et al.
patent: 5334552 (1994-08-01), Homma
patent: 5354715 (1994-10-01), Wang et al.
patent: 5382547 (1995-01-01), Sultan et al.
patent: 5393708 (1995-02-01), Hsia et al.
patent: 5426076 (1995-06-01), Moghadam
patent: 5429995 (1995-07-01), Nishiyama et al.
patent: 5459105 (1995-10-01), Matsuura
patent: 5627104 (1997-05-01), Bryant et al.
patent: 5641712 (1997-06-01), Grivna et al.
patent: 5789314 (1998-08-01), Yen et al.
Hayasaka et al. "High-Quality and Low Dielectric Constant SiO.sub.2 CVD using High Density Plasma", 1993 Dry Process Symposium, pp. 163-168.
Chang Tony
Yang Fu-Liang
Ackerman Stephen B.
Pike Rosemary L. S.
Quach T. N.
Saile George O.
Vanguard International Semiconductor Corporation
LandOfFree
Method of manufacturing intermetal dielectrics for sub-half-micr does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of manufacturing intermetal dielectrics for sub-half-micr, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of manufacturing intermetal dielectrics for sub-half-micr will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-907030