Active solid-state devices (e.g. – transistors – solid-state diode – Non-single crystal – or recrystallized – semiconductor... – Amorphous semiconductor material
Patent
1997-04-25
1999-07-06
Prenty, Mark V.
Active solid-state devices (e.g., transistors, solid-state diode
Non-single crystal, or recrystallized, semiconductor...
Amorphous semiconductor material
257 72, 349139, H01L 2904
Patent
active
059200839
ABSTRACT:
Methods of forming thin-film transistor display devices having coplanar gate and drain lines include the steps of forming gate and data lines using the same level of metallization and also using an etch stop layer to protect the active regions of the TFTs in each of the display cells. A preferred method includes the steps of forming a first conductive layer on a substrate and then patterning the first conductive layer to define a plurality of parallel gate lines and a plurality of parallel data lines which each comprise a plurality of data line segments. A first electrically insulating layer is then formed on the data and gate lines. A first undoped amorphous silicon (a-Si) layer is then formed on the first electrically insulating layer and patterned to define an amorphous silicon active region for each cell. A second electrically insulating layer is then formed on the amorphous silicon active region. The first and second electrically insulating layers are then patterned to expose source and drain portions of the amorphous silicon active region and define at least one data line contact hole which exposes a portion of a data line segment for each cell. A second amorphous silicon layer of first conductivity type (e.g., N-type) is then formed on the exposed source and drain portions of the amorphous silicon active region and in the data line contact holes. An optically transparent conductive layer (e.g., indium-tin-oxide (ITO)) is then formed on the second amorphous silicon layer. Then, the optically transparent conductive layer and the doped second amorphous silicon layer are etched to define a source electrode (which electrically connects the data line to the source portion of the amorphous silicon active region) and define a pixel electrode (which is electrically connected to the drain portion of the amorphous silicon active region).
REFERENCES:
patent: 5604358 (1997-02-01), Kim
patent: 5790222 (1998-08-01), Kim
Prenty Mark V.
Samsung Electronics Co,. Ltd.
LandOfFree
Thin-film transistor display devices having coplanar gate and dr does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Thin-film transistor display devices having coplanar gate and dr, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Thin-film transistor display devices having coplanar gate and dr will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-901254