Semiconductor memory device and array

Details Semiconductor memory device and array Semiconductor memory device and array

1985-10-28

1989-03-14

Moskowitz, Nelson

Static information storage and retrieval

Systems using particular element

Flip-flop

357 45, G11C 1140

Patent

active

048130176

ABSTRACT:
A memory array fabricated on a silicon substrate consists of memory cells each having two lateral p-n-p load-injector transistors and two vertical n-p-n flip-flop transistors with the p-n-p's being formed in a portion of the substrate which is electrically isolated from portions of the substrate in which the n-p-n's are formed. The layout of this cell, which is about as compact as a standard IIL memory cell, resulsts in the bases of the p-n-p's being electrically isolated from the emitters of the n-p-n's. This allows the p-n-p's to be operated in a linear region during critical operating times and thus limits stability problems associated with IIl memory cells while providing faster access times and a better tradeoff between read out currents and power dissipation.

REFERENCES:
patent: 3801967 (1974-04-01), Berger et al.
patent: 3986178 (1976-10-01), McElroy et al.
patent: 4032902 (1977-06-01), Herndon
patent: 4056810 (1977-11-01), Hart et al.
patent: 4112511 (1978-09-01), Heald
patent: 4144586 (1979-03-01), Rangoon
patent: 4158237 (1979-06-01), Wiedmann
patent: 4228525 (1980-10-01), Kawarada et al.
patent: 4292675 (1981-09-01), Denis
patent: 4302823 (1981-11-01), Gersbach et al.
patent: 4322820 (1982-03-01), Toyoda
patent: 4366554 (1982-12-01), Aoki et al.
patent: 4373195 (1983-02-01), Toyoda et al.
patent: 4374431 (1983-02-01), Ono
patent: 4375645 (1983-03-01), Funatsu
patent: 4419745 (1983-12-01), Toyoda et al.
D. D. Howard et al, "Bipolar Memory Cell with Polysilicon-Metal Cross-Coupling," IBM Tech. Disc. Bull., vol. 23, No. 7A, Dec. 1980.
A. Schmitt, "MTL/I.sup.2 L Storage Cell," IBM Tech. Disc. Bulletin, vol. 23 No. 8, Jan. 1981.
S. K. Wiedmann et al, "Injection-coupled Logic Leads Bipolar RAMS to VLSI", Electronics, Feb. 23, 1984.
R. Cullet et al, "Harper PNP Cell Layout with Improved PNP Characteristics," IBM Tech. Disc., vol. 26, No. 2, Jul. 1983.
R. C. Wong, "Hybrid Memory Cell for Two-port RAMS," IBM Tech. Disc. Bull., vol. 26, No. 10B, Mar. 1984.
R. C. Wong, "I.sup.2 L Cell with Multiple Top Collectors (Emitters of Inversely Operated NPNs)," IBM Tech. Disc. Bull., vol. 27, No. 3, Aug. 1984.
R. Berger et al, "Monolithically Intergated Storage Arrangement with I.sup.2 L Storage Cells," IBM Tech. Disc. Bull., vol. 27 No. 6, Nov. 1984.
S. K. Wiedmann, "Multi-Access Memory Cell," IBM Tech. Disc. Bulletin, vol. 27 No. 6, Nov. 1984.
S. K. Wiedmann et al, "High-Speed Split-emitter I.sup.2 L/MTL Memory Cell," IEEE Journal of Solid State Acts., vol. sc-16 No. 5, Oct. 1981.
H. H. Berger "Monolithically Integrated Flip-Flop Control Circuit," IBM Tech. Disc. Bull., vol. 16 No. 2, Jul. 1973.

Affiliated with

Also associated with

Rating

Semiconductor memory device and array does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory device and array, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device and array will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-898805