Digitally controlled delay applied to address decoder for write

Details Digitally controlled delay applied to address decoder for write Digitally controlled delay applied to address decoder for write

1991-05-29

1994-05-17

Pascal, Robert J.

Static information storage and retrieval

Read/write circuit

Signals

36518901, 36518904, 36518908, 365221, G11C 700

Patent

active

053134222

ABSTRACT:
A digitally controlled asymmetrical delay circuit (DCADC) is described in which the amount of delay for an input transitioning in one direction (e.g. low to high) is controlled independently from the amount of delay for the input signal transitioning in the opposite direction (high to low). This digitally controlled asymmetrical delay circuit is applied to a memory address decode circuit. The DCADC is controlled by the WRITE/READ signal such that there is minimal delay when the WRITE signal is low (the READ signal is high), minimizing the delay introduced in the access time. When the WRITE signal is high (the READ signal is low), extra delay is added to the selection relative to the deselection of a memory location. In this manner, input noise during a WRITE is filtered out without slowing the access time.

REFERENCES:
patent: 4656612 (1987-04-01), Allan
patent: 5014245 (1991-05-01), Muroka et al.

Affiliated with

Also associated with

Rating

Digitally controlled delay applied to address decoder for write does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Digitally controlled delay applied to address decoder for write , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digitally controlled delay applied to address decoder for write will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-882571