Error detection/correction and fault detection/recovery – Data processing system error or fault handling – Reliability and availability
Patent
1996-08-30
1999-12-14
Beausoliel, Jr., Robert W.
Error detection/correction and fault detection/recovery
Data processing system error or fault handling
Reliability and availability
G06F 1100
Patent
active
060031417
ABSTRACT:
In a single chip processor including an instruction ROM and a decoder for decoding instruction codes from the instruction ROM. During usual operation a multiplexer selects supplying instruction codes from the instruction ROM to the decoder. Alternatively, test instruction codes are input from an input interface via the multiplexer to the decoder in a test mode.
REFERENCES:
patent: 4041467 (1977-08-01), Cota et al.
patent: 4217638 (1980-08-01), Namimoto et al.
patent: 4672534 (1987-06-01), Kamiya
patent: 5045992 (1991-09-01), Yates, Jr. et al.
patent: 5201056 (1993-04-01), Daniel et al.
patent: 5202978 (1993-04-01), Nozuyama
patent: 5680600 (1997-10-01), Childers et al.
Beausoliel, Jr. Robert W.
Elisca Pierre E.
NEC Corporation
LandOfFree
Single chip processor with externally executed test function does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Single chip processor with externally executed test function, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Single chip processor with externally executed test function will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-874456