Electrical computers and digital processing systems: processing – Dynamic instruction dependency checking – monitoring or... – Scoreboarding – reservation station – or aliasing
Patent
1997-07-01
1999-12-14
Kim, Kenneth S.
Electrical computers and digital processing systems: processing
Dynamic instruction dependency checking, monitoring or...
Scoreboarding, reservation station, or aliasing
712216, 712 23, G06F 934
Patent
active
060031263
ABSTRACT:
A method and system in a superscalar data processing system are disclosed for the temporary designation of a physical register as a particular general register. The data processing system is capable of processing multiple instructions during a single clock cycle. Physical registers are established. None of the physical registers are initially designated as a particular general register. No general registers exist which are initially designated as particular general registers. For each of the multiple instructions, a determination is made as to whether the instruction is a load register instruction. If the instruction is a load register instruction, a determination is made as to whether the instruction is associated with a logical register name. Each one of the logical register names identifies a different general register. In response to the instruction being associated with a logical register name which identifies a particular general register, one of the physical registers is temporarily designated as the general register which is identified by the logical register name associated with the instruction. A special instruction register is established for each of the multiple instructions. Each special instruction register includes a plurality of fields including an allocation field. A first indicator is stored in the allocation field for special instruction registers associated with load instructions. A second indicator is stored in the allocation field for special instruction registers which are not associated with load instructions.
REFERENCES:
patent: 4574349 (1986-03-01), Rechtschaffen
patent: 4623962 (1986-11-01), Matsumoto et al.
patent: 4797817 (1989-01-01), Nguyen et al.
patent: 5073855 (1991-12-01), Staplin et al.
patent: 5150468 (1992-09-01), Staplin et al.
patent: 5222223 (1993-06-01), Webb et al.
patent: 5261062 (1993-11-01), Sato
patent: 5293631 (1994-03-01), Rau et al.
patent: 5630149 (1997-05-01), Bluhm
patent: 5675759 (1997-10-01), Shebanow et al.
patent: 5694564 (1997-12-01), Alsup et al.
patent: 5778245 (1998-07-01), Papworth et al.
patent: 5794024 (1998-08-01), Golla et al.
IBM Technical Disclosure Bulletin, "System Architecture for Efficient Pipeline Execution of List-Directed Repetitive Proceses and General-Purpose Emulation", vol. 28, No. 7, Dec. 1985, pp. 2928-2934.
Huynh Dieu
Leung Wan L.
Dillon Andrew J.
International Business Machines
Kim Kenneth S.
Yociss Lisa B.
LandOfFree
Special instruction register including allocation field utilized does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Special instruction register including allocation field utilized, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Special instruction register including allocation field utilized will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-874356