Received-data bit synchronization circuit

Pulse or digital communications – Synchronizers – Phase displacement – slip or jitter correction

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

327107, 327144, H04L 700

Patent

active

060027312

ABSTRACT:
In a data synchronization circuit for obtaining a clock synchronized with bits of received data to submit the received data to retiming, it is achieved that a phase synchronization without use of a feedback loop configuration giving rise to oscillations is performed. The received data are devided according to the frequency in a frequency dividing circuit. This frequency divided output and the respective n-phase clocks are compared in phase to generate a specific signal to specify one of n-phase clocks having predetermined phase relations to the frequency divided output. While, on the other hand, the change points of the frequency divided output are synchronized with the extracted clock of a clock selector to average the specific signal with the timing of this change point synchronization signal. One of n-phase clocks is extracted in conformity with the state of this averaged output to make an extracted clock and to subject the received data to retiming in a flip-flop by using this clock.

REFERENCES:
patent: 4996444 (1991-02-01), Thomas et al.
patent: 5138633 (1992-08-01), Cortese
patent: 5341405 (1994-08-01), Mallard, Jr.
patent: 5608357 (1997-03-01), Ta et al.
patent: 5712580 (1998-01-01), Baumgartner et al.
patent: 5757857 (1998-05-01), Buchwald

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Received-data bit synchronization circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Received-data bit synchronization circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Received-data bit synchronization circuit will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-870593

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.