Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Patent
1998-07-06
1999-12-14
Bowers, Charles
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
438437, 257587, H01L 2128
Patent
active
06001735&
ABSTRACT:
A method of forming a dual damascene structure includes forming an oxide layer and a mask layer there on, which both have protuberances over the conductive layers. Then a chemical mechanical polishing is performed to remove the protuberances and to form openings. The protuberances are above the conductive layers.
REFERENCES:
patent: 4671851 (1987-06-01), Beyer et al.
patent: 4789648 (1988-12-01), Chow et al.
patent: 5169801 (1992-12-01), Sato
patent: 5173448 (1992-12-01), Yanagi
patent: 5246884 (1993-09-01), Jaso et al.
patent: 5635423 (1997-06-01), Huang et al.
patent: 5723358 (1998-03-01), Manley
patent: 5789315 (1998-08-01), Besser et al.
patent: 5795823 (1998-08-01), Avanzino et al.
patent: 5801094 (1998-09-01), Yew et al.
patent: 5814557 (1998-09-01), Venkatraman et al.
patent: 5814564 (1998-09-01), Yao et al.
patent: 5863835 (1999-01-01), Yoo et al.
patent: 5877075 (1999-03-01), Dai et al.
patent: 5882996 (1999-03-01), Dai et al.
patent: 5891799 (1999-04-01), Tsui
patent: 5906911 (1999-05-01), Cote
Bowers Charles
Sulsky Martin
United Microelectronics Corp.
LandOfFree
Dual damascene technique does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Dual damascene technique, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dual damascene technique will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-863052