Apparatus and method for tracing microprocessor instructions

Details Apparatus and method for tracing microprocessor instructions Apparatus and method for tracing microprocessor instructions

1997-06-12

1999-08-03

Treat, William M.

39518314, G06F 1100

Patent

active

059336269

ABSTRACT:
A microprocessor implements an instruction tracing mechanism that saves the state of the microprocessor without special hardware. Prior to the execution of a traced instruction, a trace microcode routine is implemented that saves the state of the microprocessor to external memory. The state information saved by the trace microcode routine varies depending upon the amount of data needed by the end user. After the state of the processor has been saved, the trace instruction is executed. State information that changed during the execution of the trace instruction is saved to memory prior to a subsequent instruction. The trace instruction mechanism advantageously requires minimal special hardware and expedites the saving of the processor state information.

REFERENCES:
patent: 3659272 (1972-04-01), Price et al.
patent: 4044338 (1977-08-01), Wolf
patent: 4349873 (1982-09-01), Gunter et al.
patent: 4445177 (1984-04-01), Bratt et al.
patent: 4453212 (1984-06-01), Gaither et al.
patent: 4807115 (1989-02-01), Torng
patent: 4858105 (1989-08-01), Kuriyama et al.
patent: 4870573 (1989-09-01), Kawats et al.
patent: 4928223 (1990-05-01), Dao et al.
patent: 5019967 (1991-05-01), Wheeler et al.
patent: 5053631 (1991-10-01), Perlman et al.
patent: 5058048 (1991-10-01), Gupta et al.
patent: 5129067 (1992-07-01), Johnson
patent: 5136697 (1992-08-01), Johnson
patent: 5226126 (1993-07-01), McFarland et al.
patent: 5226130 (1993-07-01), Favor et al.
patent: 5367550 (1994-11-01), Ishida
patent: 5379301 (1995-01-01), Sata et al.
patent: 5564028 (1996-10-01), Swoboda et al.
patent: 5574892 (1996-11-01), Christensen
patent: 5651125 (1997-07-01), Witt et al.
patent: 5751735 (1998-05-01), Tobin et al.
patent: 5781789 (1998-01-01), Narayan
patent: 5822559 (1998-10-01), Narayan et al.
Intel, "Chapter 2: Microprocessor Architecture Overview," 1994, pp. 2-1 through 2-4.
Michael Slater, "AMD's K5 Designed to Outrun Pentimum," Microprocessor Report, vol. 8, No. 14, Oct. 24, 1994, 7 pages.
Sebastian Rupley and John Clyman, "P6: The Next Step?," PC Magazine, Sep. 12, 1995, 16 pages.
Tom R. Halfhill, "AMD K6 Takes On Intel P6," Byte, Jan. 1996, 4 pages.
"Intel Architecture Software Developer's Manual, vol. 1: Basic Architecture", Intel Corporation, Prospect IL, 1996, 1997, Chapter 8: Programming With The Intel MMX.TM. Technology, pp. 8-1 through 8-15.
Holstad, S., "Tutorial Tuesday: Decoding MMX" Jan. 14, 1997, Earthlink Network, Inc. copyright 1997, 5 pages (see http://www.earthlink.net/daily/Tuesday/MMX).
"Intel MMX.TM. Technology--Frequently Asked Questions" 6 pages (see http://www.intel.com/drg/mmx/support/faq/htm).
Sites et al., "Multiprocessor cache Analysis Using ATUM," 15.sup.th Annual International Symposium on Computer Architecture, IEEE Feb., 1988, pp. 186-195.

Affiliated with

Also associated with

Rating

Apparatus and method for tracing microprocessor instructions does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Apparatus and method for tracing microprocessor instructions, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for tracing microprocessor instructions will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-858288