Memory with reduced wire connections

Details Memory with reduced wire connections Memory with reduced wire connections

1998-06-15

1999-08-03

Hoang, Huan

Static information storage and retrieval

Read/write circuit

Including reference or bias voltage generator

365219, 36518912, G11C 1604

Patent

active

059333740

ABSTRACT:
In memory systems embodying the invention a controller/sequencer circuit converts a multiplicity of control signals into a serial stream of control signals which are carried from the controller/sequencer circuit via a single ("data") line to the data input of a control path (e.g., a multi-stage shift register) which is disposed in proximity to a functions generator (e.g., a voltages generator). After the control path is serially loaded with a selected number of control signals, the control signals are selectively applied, in parallel, to the functions generator. Where the control path is a shift register, three control lines are routed from the controller/sequencer to the shift register. One line carries the serial control signals to the input of the shift register; one line (i.e., a shift line) carries shift signals for causing the transfer of the control signals along the shift register stages; and one line (i.e., a select line) is used to selectively transfer control signals accumulated in the shift register to the voltages generator.

REFERENCES:
patent: 5214605 (1993-05-01), Lim et al.
patent: 5790454 (1998-08-01), Choi

Affiliated with

Also associated with

Rating

Memory with reduced wire connections does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory with reduced wire connections, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory with reduced wire connections will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-855700