Electronic digital logic circuitry – Multifunctional or programmable – Array
Patent
1996-09-03
1999-08-03
Santamauro, Jon
Electronic digital logic circuitry
Multifunctional or programmable
Array
326 41, 326 46, H03K 19177
Patent
active
059330236
ABSTRACT:
A structure in which blocks of random access memory, or RAM, are integrated with FPGA configurable logic blocks. Routing lines which access configurable logic blocks also access address, data, and control lines in the RAM blocks. Thus, the logic blocks of the FPGA can use these routing lines to access portions of RAM. In one embodiment, dedicated address and data lines access the RAM blocks of the present invention and are connectable to routing lines in the interconnect structure. These lines allow RAM blocks and arrays of RAM blocks to be configured long, wide, or in between, and allow logic blocks to conveniently access RAM blocks in a remote part of the chip. Access to the RAM blocks is efficient in any RAM configuration. Bidirectional buffers or pass devices segment the address and data lines at each RAM block so that a selectable number of RAM blocks can operate together as a RAM. In another embodiment, dedicated data lines are programmably connectable in a staggered arrangement so that RAM blocks can be connected over a long distance without conflict between the RAM blocks.
REFERENCES:
patent: 4758745 (1988-07-01), Elgamal et al.
patent: 4870302 (1989-09-01), Freeman
patent: 5243238 (1993-09-01), Kean
patent: 5250859 (1993-10-01), Kaplinsky
patent: 5315178 (1994-05-01), Snider
patent: 5343406 (1994-08-01), Freeman et al.
patent: 5465055 (1995-11-01), Ahrens
patent: 5504440 (1996-04-01), Sasaki
patent: 5517135 (1996-05-01), Young
patent: 5550782 (1996-08-01), Cliff et al.
patent: 5559450 (1996-09-01), Ngai et al.
patent: 5572148 (1996-11-01), Lytle et al.
Electronic Design, vol. 44, No. 2, Jan. 22, 1996, Cleveland, Ohio, US, pp. 53, 54, 58, 60, 62: D. Bursky: "Efficient RAM-Based FPGAs Ease System Design."
"FPGA and CPLD Architectures: A Tutorial", IEEE Design & Test of Computers, by Stephen Brown and Jonathan Rose, vol. 13, No. 2, pp. 42-57.
"The Programmable Logic Data Book," Xilinx, pp. 2-114, 1994, San Jose, Ca.
"Benefits of Embedded RAM in Flex 10K Devices," Altera Corporation, pp. 1-8, Jan. 1996, Ver. 1.
Cartier Lois D.
Santamauro Jon
Xilinx , Inc.
Young Edel M.
LandOfFree
FPGA architecture having RAM blocks with programmable word lengt does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with FPGA architecture having RAM blocks with programmable word lengt, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and FPGA architecture having RAM blocks with programmable word lengt will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-852870