Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Patent
1997-10-14
1999-03-16
Nguyen, Tuan H.
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
438624, 438636, 438638, 438700, H01L 2144
Patent
active
058829962
ABSTRACT:
A method is disclosed for patterning dual damascene interconnections in semiconductor chips through the use of a developer soluble ARC interstitial layer. This is accomplished by providing a silicon substrate having a composite layer of insulation deposited thereon whereby said composite layer comprises a first layer of dielectric separated from a second layer of dielectric by an intervening intermediate layer of silicon nitride. Then, two layers of photoresist are deposited with an intervening interstitial layer of water soluble anti-reflective coating (ARC). The ARC, having a relatively high refractive index, serves as a barrier to light so that the top layer of photoresist is first line patterned without affecting the second layer. The second layer of photoresist is next hole patterned. The hole pattern is transferred into the top dielectric layer and the intervening silicon nitride layer by etching. The line pattern in the first photoresist layer is etched into the top dielectric layer at the same time the hole pattern is transferred from the top dielectric layer into the bottom dielectric layer by the same etching process. The photoresist layers are then removed and the dual damascene structure thusly formed is filled with metal forming the metal line and hole interconnection on the semiconductor substrate.
REFERENCES:
patent: 5219788 (1993-06-01), Abernathey et al.
patent: 5378649 (1995-01-01), Huang
patent: 5482817 (1996-01-01), Dichiara et al.
patent: 5529953 (1996-06-01), Shoda
patent: 5578523 (1996-11-01), Fiordalice et al.
patent: 5614765 (1997-03-01), Avanzho et al.
patent: 5663101 (1997-09-01), Cronin
patent: 5691238 (1997-11-01), Avanzino et al.
patent: 5736557 (1998-04-01), Zhao
patent: 5741741 (1998-04-01), Tseng
patent: 5801094 (1998-09-01), Yew et al.
patent: 7541626 (1998-04-01), Jain et al.
S. Wolf et, "Silicon Processing for the VLSI Era" vol. 1, Lattice Press, Sunset Beach. CA 1986, p. 443 (No Month).
Ackerman Stephen B.
Industrial Technology Research Institute
Nguyen Tuan H.
Saile George O.
LandOfFree
Method of self-aligned dual damascene patterning using developer does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of self-aligned dual damascene patterning using developer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of self-aligned dual damascene patterning using developer will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-817320