Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Patent
1996-09-26
1997-12-02
Saadat, Mahshid D.
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
257274, 257647, 257648, 437 10, 437 34, H01L 2980, H01L 2976, H01L 2358
Patent
active
056939760
ABSTRACT:
A process for fabricating MOSFET devices, in which a denuded zone in silicon has been created during the normal process sequence, has been developed. In order to avoid the formation of deleterious oxygen precipitates, prior to the creation of the denuded zone, low temperature processing had to be used. Low temperature insulator depositions were used for the alignment mark formation, as well as for the fill for the field oxide regions. Subsequently, high temperature well formation activation anneals, resulted in the creation of the denuded zone, and thus removed the low temperature restriction for the remaining processing steps.
REFERENCES:
patent: 4661166 (1987-04-01), Hirao
patent: 4764248 (1988-08-01), Bhattacherjee et al.
patent: 5107321 (1992-04-01), Ilderem et al.
Martin Wallace Valencia
Saadat Mahshid D.
Saile George O.
Taiwan Semiconductor Manufacturing Company Ltd
LandOfFree
MOSFET device having denuded zones for forming alignment marks does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with MOSFET device having denuded zones for forming alignment marks, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and MOSFET device having denuded zones for forming alignment marks will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-804200