Symmetric self-aligned processing

Details Symmetric self-aligned processing Symmetric self-aligned processing

1992-07-31

1994-06-07

Thomas, Tom

Fishing, trapping, and vermin destroying

437126, 437133, 437909, 437 7, 148DIG12, 148DIG135, H01L 21265

Patent

active

053189167

ABSTRACT:
A method of manufacturing a semiconductor device using simplified processing and eliminating and/or minimizing the extrinsic parasitic elements of the device. The method is particularly suited for manufacturing heterojunction bipolar transistors where the extrinsic parasitic base resistance and the extrinsic parasitic base-collector and base-emitter capacitances can be virtually eliminated and the base contact resistance can be greatly reduced. The method includes formming symmetric emitter and collector portions using front and backside processing of the wafer, respectively. The symmetric emitter and collector virtually eliminates the extrinsic collector and emitter regions of the device thereby virtually eliminating the extrinsic base-collector and base-emitter capacitance. The extrinsic base contact region may also be increased to minimize the base contact resistance without increasing parasitic capacitive elements of the device. Self-aligned processing features are also included to form self-aligned contacts to the base layer thereby virtually eliminating the extrinsic base resistance. The method may include building up the collector and emitter contacts to separate the emitter and collector interconnections from the base layer to avoid increasing the emitter-base and collector-base extrinsic parasitic capacitances and to minimize associated resistances and inductances. The method may further include forming etch stop layers to facilitate removing of the substrate to perform the backside processing and to accurately etch through the collector layer without etching the base layer.

REFERENCES:
patent: 3997367 (1976-12-01), Yau
patent: 4477963 (1984-10-01), Cogan
patent: 4624047 (1986-11-01), Tani
patent: 4683487 (1987-07-01), Ueyanagi et al.
patent: 4706378 (1987-11-01), Havemann
patent: 4728606 (1988-03-01), Bukhman et al.
patent: 4794093 (1988-12-01), Tong et al.
patent: 4824805 (1989-04-01), Kajikawa
patent: 4870028 (1989-09-01), Nishizawa et al.
patent: 4939562 (1990-07-01), Adlerstein
patent: 4954457 (1990-09-01), Jambotkar
patent: 4956689 (1990-09-01), Yuan et al.
patent: 4965218 (1990-10-01), Geissberger et al.
patent: 4965650 (1990-10-01), Inada et al.
patent: 4967252 (1990-10-01), Awano
patent: 4980308 (1990-12-01), Hayashi et al.
patent: 4980739 (1990-12-01), Favreau
patent: 5053346 (1991-10-01), Yuan et al.

Affiliated with

Also associated with

Rating

Symmetric self-aligned processing does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Symmetric self-aligned processing, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Symmetric self-aligned processing will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-792394