Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus access regulation
Patent
1997-10-20
1999-10-26
Sheikh, Ayaz R.
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus access regulation
710100, 710126, 710 36, 39550002, 39550034, 39550044, G06F 1314, G06F 300
Patent
active
059744928
ABSTRACT:
A bus connects a first and second integrated circuit. The bus includes a frame sync line which indicates the beginning of a frame when asserted, each frame containing a predetermined number time slots. A data out line provides data from the first to the second integrated circuit. The data represents the state of signals to be provided on output terminals of the second integrated circuit. Each of the data bits is assigned one of the time slots in the frame. A data in line provides a predetermined number of second data bits from the second to the first integrated circuit during each frame. Each of the second data bits is assigned one of the time slots and includes data including data bits indicating the state of input terminals of the second integrated circuit. A clock signal defines the time slots within the frame. The bus operates to provide frames substantially continuously between the first and second integrated circuit while the first and second integrated circuits.
REFERENCES:
patent: 4156291 (1979-05-01), Baker
patent: 4347603 (1982-08-01), Jacob et al.
patent: 4519034 (1985-05-01), Smith et al.
patent: 4683530 (1987-07-01), Quatse
patent: 4726040 (1988-02-01), Acampora
patent: 4777591 (1988-10-01), Chang et al.
patent: 5390191 (1995-02-01), Shiono et al.
patent: 5392300 (1995-02-01), Borth et al.
patent: 5410542 (1995-04-01), Gerbehy et al.
patent: 5455740 (1995-10-01), Burns
patent: 5553220 (1996-09-01), Keene
patent: 5557757 (1996-09-01), Gephardt et al.
patent: 5606714 (1997-02-01), Intrater et al.
patent: 5696912 (1997-12-01), Bicevskis et al.
patent: 5727171 (1998-03-01), Iachetta, Jr. et al.
patent: 5734840 (1998-03-01), Chew et al.
patent: 5740387 (1998-04-01), Lambrecht et al.
patent: 5765186 (1998-06-01), Searby
patent: 5784291 (1998-07-01), Chen et al.
patent: 5812800 (1998-09-01), Gulick et al.
Fernald, Kenneth W. et al., "A System Architecture for Intelligent Implantable Biotelemetry Instruments", IEEE Engineering in Medicine & Biology Society 11.sup.th Annual International Conference, vol. 11, 1989, pp. 1411-1412.
Intel, "82371FB (PIIX) and 82371SB (PIIX3) PCI ISA IDE Xcelerator", May 1996, pp. 1-118.
Common Architecture, "Desktop PC/AT systems", Mar. 21, 1996, Version. 93 Preliminary, pp. 1-26.
Advanced Micro Devices, "AM7968/Am7969 TAXICHIP.TM. Article Reprints", Jan. 22, 1987, pp. 1-77, particularly pp. 67-72.
National Semiconductor, "PC87306 SuperI/O.TM. Enhanced Sidewinder Lite Floppy Disk Controller, Keyboard Controller, Real-Time Clock, Dual UARTs, Infared Interface, IEEE 1284 Parallel Port, and IDE Interface", Preliminary--Nov. 1995, pp. 1-110.
Advanced Micro Devices , Inc.
Jean Frantz Blanchard
Sheikh Ayaz R.
LandOfFree
Method for input/output port replication using an interconnectio does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for input/output port replication using an interconnectio, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for input/output port replication using an interconnectio will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-776077