Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Patent
1994-06-15
1997-09-09
Bowler, Alyssa H.
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
395376, 395608, 395726, 39520043, 39520045, 711141, 711145, G06F 1500
Patent
active
056665466
ABSTRACT:
A method of managing concurrent accesses by a plurality of users to a memory, for reading or writing data in memory zones of the memory on the basis of an index whose value identifies a memory zone in the memory, includes the steps of: recording the value of the index in a first memory register; summing the contents of the first memory register with an increment value; recording the result of the summing operation in a second memory register; atomically interchanging the index value with the contents of the second memory register; and taking the content of the first memory register as the current value of the index if the contents of the second memory register is identical to the old value of the index, otherwise performing each of the preceding steps again.
REFERENCES:
patent: 5093912 (1992-03-01), Dong et al.
patent: 5333297 (1994-07-01), Lemaire et al.
patent: 5434995 (1995-07-01), Oberlin et al.
patent: 5440698 (1995-08-01), Sindhu et al.
Maurice Herlihy, "Wait-Free Synchronization", ACM Transactions on Programming Languages and Systems, vol. 11, No. 1, Jan. 1991, pp. 124-149.
Magnusson et al., "Queue Locks . . . Multiprocessors", Apr. 1994, pp. 165-171.
Bershad, "Practical Considerations . . . Objects", May 1993, pp. 264-273.
Lamport, "The Mutual . . . Solutions", Apr. 1986, pp. 327-348.
Bob Reims, "Multiprocessing Capabilities of the MC68020 32-bit Processors", Wescon Technical Papers, Oct. 30, 1984, , , p. 1016.
"Microprocessor and Peripheral Handbook, vol. I, Microprocessors", Intel.
"386 DX Microprocessors Programmer's Reference Manual", Intel, 1990, pp. 17-182.
R. D. Dowsing et al, "Programming a Bounded Buffer Using the Object and Path Expression Constructs of Path Pascal", Computer Journal, vol. 29, No. 5, 1986, pp. 423-429.
Alcatel Alsthom Compagnie Generale d'Electricite
Bowler Alyssa H.
Follansbee John
LandOfFree
Method of managing concurrent accesses to a memory by a pluralit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of managing concurrent accesses to a memory by a pluralit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of managing concurrent accesses to a memory by a pluralit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-77451