Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – Insulated gate formation
Patent
1997-06-23
1999-09-28
Niebling, John F.
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
Insulated gate formation
438655, 438658, 438663, 438682, H01L 213205, H01L 214763
Patent
active
059603038
ABSTRACT:
A process for forming a titanium silicide interconnect includes applying a layer of polysilicon over a semiconductor layer. A layer of titanium silicide is formed over the layer of polysilicon. The layer of polysilicon and the layer of titanium silicide are etched to form a desired patterned structure. The exposed portions of the layer of titanium silicide are nitrified to form a thin layer of titanium nitride. The titanium nitride encapsulates the titanium silicide thereby improving the chemical and thermal properties of the interconnect.
REFERENCES:
patent: 5202287 (1993-04-01), Joshi et al.
patent: 5236868 (1993-08-01), Nulman
patent: 5250467 (1993-10-01), Somekh et al.
patent: 5272666 (1993-12-01), Tsang et al.
patent: 5275715 (1994-01-01), Tuttle
patent: 5360996 (1994-11-01), Nulman et al.
patent: 5365111 (1994-11-01), Ramaswami et al.
patent: 5451545 (1995-09-01), Ramaswami et al.
patent: 5483104 (1996-01-01), Godinho et al.
patent: 5504038 (1996-04-01), Chien et al.
patent: 5545592 (1996-08-01), Iacoponi
Micro)n Technology, Inc.
Niebling John F.
Zarneke David A.
LandOfFree
Process of forming titanium silicide interconnects does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Process of forming titanium silicide interconnects, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Process of forming titanium silicide interconnects will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-715245