Static information storage and retrieval – Read/write circuit – Differential sensing
Patent
1997-07-24
1999-09-28
Mai, Son
Static information storage and retrieval
Read/write circuit
Differential sensing
365207, 327 53, 327 56, G11C 706
Patent
active
059599219
ABSTRACT:
A sense amplifier that amplifies data signals in either a normal mode or an altered mode. In the normal mode, the data signals must be complementary of each other while in the altered mode, the data signals may, but need not be, complementary of each other. The sense amplifier includes two sense amplifier stages, the first of which drives the second, and each sense amplifier stage includes two identical sense amplifier circuits. A first input of each sense amplifier in the first stage receives a respective data signal, and a first input of each sense amplifier in the second stage receives an output signal from a respective sense amplifier in the first stage. In the normal mode, a mode control circuit couples each of the other data signals to a respective second input of each sense amplifier in the first stage so that the sense amplifiers receive both of the complimentary data signals at their differential inputs. In the altered mode, the mode control circuit couples a reference voltage to the second inputs of the sense amplifiers in the first stage so that the sense amplifiers compare a respective data signal to the reference voltage. The mode control circuit also alters the operation of the second stage. In the normal mode, the mode control circuit couples an output signal from the other sense amplifier in the first stage to a respective second input of each sense amplifier in the second stage so that the sense amplifiers receive at their differential inputs both of the complimentary output signals from each sense amplifier in the first stage. In the altered mode, the mode control circuit couples a data signal to the respective second input of each sense amplifier in the second stage so that the sense amplifiers compare an output signal from a respective sense amplifier in the first stage to a respective data signal.
REFERENCES:
patent: 5268639 (1993-12-01), Gasbarro et al.
patent: 5289415 (1994-02-01), DiMarco
patent: 5305272 (1994-04-01), Matsuo
patent: 5451898 (1995-09-01), Johnson
patent: 5488321 (1996-01-01), Johnson
patent: 5519661 (1996-05-01), Miura
patent: 5621340 (1997-04-01), Lee et al.
patent: 5684750 (1997-11-01), Kondoh
patent: 5708607 (1998-01-01), Lee
patent: 5809038 (1998-09-01), Martin
Descriptive literature entitled, 400MHz SLDRAM, 4Mx16 SLDRAM Pipelined, Eight Bank, 2.5 V Operation, SLDRAM Consortium Advance Sheet, published throughout the United States, pp. 1-22.
"Draft Standard for a High-Speed Memory Interface (SyncLink)," Microprocessor and Microcomputer Standards Subcommittee of the IEEE Computer Society, Copyright 1996 by the Institute of Electrical and Electronics Engineers, Inc. New York, NY, pp. 1-56.
Taguchi, M. et al., "A 40-ns 64-Mb DRAM with 64-b Parallel Data Bus Architecture," IEEE Journal of Solid-State Circuits, vol. 26, No. 11, Nov. 1991, pp. 1493-1497.
Taguchi M. et al., A 40ns 64Mb DRAM with Current-Sensing Data-Bus Amplifier, ISSCC Digest of Technical Papers, 1991, TAM 6.5.
Takeshi, N. et al., "A 17-ns 4-Mb CMOS DRAM," IEEE Journal of Solid-State Circuits, vol. 26, No. 11, Nov. 1991, pp. 1538-1543.
Manning Troy A.
Martin Chris G.
Mai Son
Micro)n Technology, Inc.
LandOfFree
Sense amplifier for complement or no-complementary data signals does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Sense amplifier for complement or no-complementary data signals, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Sense amplifier for complement or no-complementary data signals will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-711384