System clock recovery apparatus for MPEG decoding system

Details System clock recovery apparatus for MPEG decoding system System clock recovery apparatus for MPEG decoding system

1996-10-30

1998-11-03

Butler, Dennis M.

395559, G06F 104, G06F 108

Patent

active

058322566

ABSTRACT:
A system clock recovery apparatus in an MPEG decoding system for decoding a received system coded stream in the form of a transport stream or a program stream, includes a depacketizer for depacketizing the received stream and outputting decoding time data for representing a video decoding time, a system clock value and a video elementary stream, a detector for detecting a delayed value of a video buffering verifier (VBV) using the video elementary stream of the depacketizer and generating a detection indication signal for indicating a detected point of time of the delayed value of the VBV, and a system clock generator for varying the current system clock and the current system time clock according to the decoding time data and the system clock value of the depacketizer and the VBV delayed value and the detection indication signal of the detector.

REFERENCES:
patent: 5287182 (1994-02-01), Haskell et al.
patent: 5521927 (1996-05-01), Kim eta al.
patent: 5559999 (1996-09-01), Maturi et al.
patent: 5565924 (1996-10-01), Haskell et al.
patent: 5652627 (1997-07-01), Allen

Affiliated with

Also associated with

Rating

System clock recovery apparatus for MPEG decoding system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System clock recovery apparatus for MPEG decoding system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System clock recovery apparatus for MPEG decoding system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-701555