Electrical computers and digital processing systems: memory – Addressing combined with specific memory configuration or...
Patent
1997-08-01
2000-02-29
Cabeca, John W.
Electrical computers and digital processing systems: memory
Addressing combined with specific memory configuration or...
711168, 711170, 711156, G06F 1200
Patent
active
060322195
ABSTRACT:
A system for buffering data has a processor connected to a memory for storing mass data, connected to a single buffer having a plurality of buffer storage locations in a chain, and connected to a plurality of counters, wherein each counter corresponds to one of the buffer storage locations. The processor selects a sector of memory containing desired data associated with an open file, scans the buffer storage locations to determine whether the data is in the buffer and, when the data is not within the buffer, reads the data from the selected sector of memory into a selected buffer storage location that is unallocated to an open file. The processor then points to that allocated buffer storage location, so that the data can be retrieved from the buffer for processing. As additional data is desired that is not found in the buffer, the buffer storage location allocated to the open file is de-allocated and, if not allocated to any other open files, moved to the beginning of the chain of buffers. The sector of data containing the desired data is then read into a selected buffer that is not allocated to an open file, preferably the last unallocated buffer in the chain of buffers. In accordance with the present invention, a buffer storage location can be allocated to multiple open files. De-allocation of a buffer storage location from an open file will not cause the buffer storage location to be moved to the beginning of the chain when the buffer storage location is allocated to one or more other open files. When data within a buffer storage location has been modified, prior to de-allocation of that buffer storage location with respect to an open file, the processor writes the data, including the modifications, back to the associated sector in mass memory. In one embodiment, the system of the present invention is incorporated in a portable electronic device including a keyboard and a display, and a housing for housing the keyboard, display, processor, buffer, and memory. In a preferred embodiment, the portable electronic device is a navigation aid and selected data is map data.
REFERENCES:
patent: 4716522 (1987-12-01), Funabashi et al.
patent: 4843544 (1989-06-01), DuLac et al.
patent: 5109500 (1992-04-01), Iseki et al.
patent: 5517253 (1996-05-01), De Lange
patent: 5553261 (1996-09-01), Hasbun et al.
patent: 5581790 (1996-12-01), Sefidvash
patent: 5586264 (1996-12-01), Belknap et al.
patent: 5761417 (1998-06-01), Henley et al.
patent: 5802366 (1998-09-01), Row et al.
patent: 5909672 (1999-06-01), Madore et al.
Beesley Darin J.
Robinson Stephen C.
Walters Thomas H.
Cabeca John W.
Garmin Corporation
Tzeng Fred F.
LandOfFree
System and method for buffering data does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for buffering data, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for buffering data will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-692822