Patent
1994-03-14
1997-02-04
Harvey, Jack B.
395500, G06F 1300
Patent
active
056008023
ABSTRACT:
Circuit arrangements and methods are disclosed for upgrading an 040-based personal computer system using an optional, peripheral add-in card. In one embodiment, the present invention comprises a PowerPC-based microprocessor, such as the MPC601, having one megabyte of on-board direct mapped level 2 external cache memory arranged as tag and data blocks. The PowerPC-based board is inserted into a processor-direct data path sharing the data and address bus with the 040 microprocessor. System random access memory (RAM), I/O, and other functional blocks are present on the main board comprising the 040-based computer. The MPC601 is coupled via address and data buses to the tag cache, a bus translation unit (BTU), a read only memory (ROM) storing the operating system code for the PowerPC microprocessor, the data cache, a dual frequency clock buffer, and other interface components such as a processor-direct data path including address and data latches. When the computer is turned on, the BTU coupled to the data bus sequentially clears all valid bits in the tag cache, whereafter the cache and memory map are enabled. The 040 processor on the main board is disabled after power-up by using the 040 JTAG test port after inactivating the power-on fast reset. By shifting in appropriate RESET, TCK, and TMS patterns, the 040 will be placed in a nonfunctional, high impedance state. However, DRAM present on the motherboard may be accessed by the 601 after a cache miss. DRAM is accessed via a 601-040 transaction translation operation within the BTU, wherein coded tables map the MPC601 transaction into the appropriate 040 transaction.
REFERENCES:
patent: 5043877 (1991-08-01), Berger et al.
patent: 5109506 (1992-04-01), Begun
patent: 5113369 (1992-05-01), Kinoshita
patent: 5293424 (1994-03-01), Holtey et al.
patent: 5317721 (1994-05-01), Robinson
patent: 5321827 (1994-06-01), Lu et al.
patent: 5337464 (1994-08-01), Steffes
patent: 5341487 (1994-08-01), Derwin et al.
patent: 5355369 (1994-10-01), Greenbergerl et al.
patent: 5355489 (1994-10-01), Bealkowski et al.
Barry Bray, "The Motorola Microprocessor Family 68000, 68008, 68010, 68020, 68030, and 68040 Programming and Interfacing with Applications" pp. 550, 551, 554, 577, 579. Copyright 1992.
Dhuey Michael J.
Yazdy Farid A.
Apple Computer Inc.
Harvey Jack B.
Wiley David A.
LandOfFree
Methods and apparatus for translating incompatible bus transacti does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods and apparatus for translating incompatible bus transacti, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods and apparatus for translating incompatible bus transacti will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-688309