Semiconductor circuit including non-ESD transistors with reduced

Details Semiconductor circuit including non-ESD transistors with reduced Semiconductor circuit including non-ESD transistors with reduced

1996-03-21

1998-09-29

Loke, Steven H.

Active solid-state devices (e.g., transistors, solid-state diode

Field effect device

Having insulated electrode

257360, 257627, H01L 2362, H01L 2904

Patent

active

058148647

ABSTRACT:
A plurality of transistors according to the present invention formed on a semiconductor wafer including a plurality of non-ESD transistors, the plurality of non-ESD transistors including spacer regions and impurity implant regions encroaching the spacer regions, and a plurality of ESD transistors, the plurality of ESD transistors formed at a predetermined angular offset from the non-ESD transistors. Further, the plurality of ESD transistors include the spacer regions and impurity implant regions encroaching the spacer regions further than the impurity implant regions of the non-ESD transistors.

Affiliated with

Also associated with

Rating

Semiconductor circuit including non-ESD transistors with reduced does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor circuit including non-ESD transistors with reduced, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor circuit including non-ESD transistors with reduced will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-688101