Method for forming interconnection of a semiconductor device

Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

438638, 438639, 438672, H01L 21441

Patent

active

058973699

ABSTRACT:
A method for forming an interconnection of a semiconductor device, includes the steps of forming an insulating layer on a substrate on which a lower conductive layer is formed, selectively removing the insulating layer to form a first connecting hole and a second connecting hole for the pattern of an upper conductive layer, growing a first conductive material in the first connecting hole to form a buried plug and then depositing a second conductive material on the surface of the insulating layer to form a barrier layer, and depositing a third conductive material on the barrier layer to fill the second connecting hole and then patterning it to form an upper conductive layer.

REFERENCES:
patent: 5270254 (1993-12-01), Chen et al.
patent: 5284799 (1994-02-01), Sato
patent: 5305519 (1994-04-01), Yamamoto et al.
patent: 5312774 (1994-05-01), Nakamura et al.
patent: 5470792 (1995-11-01), Yamada
patent: 5534462 (1996-07-01), Fiordalice et al.
patent: 5592024 (1997-01-01), Aoyama et al.
Dual Damascene; A ULSI Wiring Technology Jun. 11-12, 1991 VMIC Conference TH-0359-0/91/0000-0144 $01.00 C 1991 IEEE,Carter W. Kaanta, et al, pp. 144-152.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method for forming interconnection of a semiconductor device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for forming interconnection of a semiconductor device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for forming interconnection of a semiconductor device will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-681183

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.