Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates
Patent
1995-09-29
1997-07-29
Westin, Edward P.
Electronic digital logic circuitry
Clocking or synchronizing of logic stages or gates
H03K 19096
Patent
active
056525303
ABSTRACT:
A data signal is input into an integrated circuit and the data signal is transmitted through a series of logic gates that cause a propagation delay. An external clock line associated with the data signal is also inputted into the integrated circuit. The external clock signal is passed through a delay shifter that adds a controllable amount of delay to the clock signal. The amount of delay added to the clock signal should equal the total amount of propagation delay added to the data signal. The clock signal is then also transmitted through a phase-lock loop to stabilize the clock signal. The delayed internal clock signal is then used to clock the data signal which has been transmitted through a series of logic gates that have added propagation delay. Since the internal clock signal has been delayed an equal amount as the data signal, the data signal will be clocked at an appropriate time.
REFERENCES:
patent: 4358741 (1982-11-01), Nardin
patent: 4814640 (1989-03-01), Miyake
patent: 4839907 (1989-06-01), Saneski
patent: 5043596 (1991-08-01), Masuda et al.
patent: 5122693 (1992-06-01), Honda et al.
patent: 5259006 (1993-11-01), Price et al.
patent: 5283631 (1994-02-01), Koerner et al.
patent: 5307381 (1994-04-01), Ahuja
patent: 5361277 (1994-11-01), Grover
patent: 5432823 (1995-07-01), Gasbarro et al.
patent: 5572557 (1996-11-01), Aoki
Driscoll Benjamin D.
Intel Corporation
Westin Edward P.
LandOfFree
Method and apparatus for reducing clock-data skew by clock shift does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for reducing clock-data skew by clock shift, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for reducing clock-data skew by clock shift will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-636185