Static information storage and retrieval – Addressing – Sync/clocking
Patent
1996-01-17
1998-05-05
Dinh, Son T.
Static information storage and retrieval
Addressing
Sync/clocking
36518912, 365236, 365239, 365240, G11C 800
Patent
active
057485593
ABSTRACT:
The present invention provides a circuit for programming a logic device comprising a first register for shifting data to a memory array, a second register for decoding an address space for a particular word within the logic device. The memory array has an address input and a data input coupled to the first and second registers. One of the registers is implemented as a registered counter block while the other register can be implemented as either a shift register, for a low pin count design, and/or a parallel load register for a higher pin counter and higher performance design.
REFERENCES:
patent: 4773049 (1988-09-01), Takemae
patent: 5432747 (1995-07-01), Fuller et al.
patent: 5487049 (1996-01-01), Hang
MacArthur James B.
Raza S. Babar
Cypress Semiconductor Corporation
Dinh Son T.
LandOfFree
Circuit for high speed serial programming of programmable logic does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Circuit for high speed serial programming of programmable logic , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit for high speed serial programming of programmable logic will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-62696