Electrical computers and digital processing systems: processing – Processing control – Logic operation instruction processing
Patent
1998-04-30
2000-07-11
Ellis, Richard L.
Electrical computers and digital processing systems: processing
Processing control
Logic operation instruction processing
712224, 712244, 712245, 712208, 712205, 712229, 710 48, 710 49, G06F 9305, G06F 9308, G06F 9318, G06F 948, G06F 1324
Patent
active
060887915
ABSTRACT:
A computer processor that allows the execution of the IBM ESA/390 STOSM and STNSM instructions, in an overlapped fashion, contains an apparatus that allows the STOSM and STNSM instructions to be executed without serializing the processor, or otherwise delaying subsequent instructions, after the STOSM or STNSM instruction, in most cases, thereby improving performance. It contains a mechanism that counts cycles after their execution and prohibits asynchronous interrupts during that time. The invention also contains an efficient mechanism for handling the execution of the STOSM and STNSM instructions when the processor is executing in the SIE environment.
REFERENCES:
patent: 4891749 (1990-01-01), Hoffman et al.
patent: 5003468 (1991-03-01), Watanabe et al.
patent: 5060148 (1991-10-01), Isobe et al.
patent: 5257354 (1993-10-01), Comfort et al.
patent: 5307483 (1994-04-01), Knipfer et al.
patent: 5345567 (1994-09-01), Hayden et al.
patent: 5410660 (1995-04-01), Divine et al.
patent: 5440703 (1995-08-01), Ray et al.
patent: 5495587 (1996-02-01), Comfort et al.
patent: 5555414 (1996-09-01), Hough et al.
patent: 5619704 (1997-04-01), Yagi et al.
patent: 5898866 (1999-04-01), Atkins et al.
"The Effects of MP Serialization on Logical Partitioning Capacity" by Bob Ellsworth, Amdahl Corporation, pp. 399-407 Date Unknown.
"Maintaining Application Compatibility in Multiprocessor Environments" IBM Technical Disclosure Bulletin, vol. 38, No. 8, Aug. 1995, pp. 333-334.
Special Serialization for "Load-with-Update" Instruction to Reduce the Complexity of Register Renaming Circuitry IBM Technical Disclosure Bulletin, vol. 37, No. 10, Oct. 1994, pp. 59-60.
"PowerPC 601/604 Multiprocessor Random Verification Methodology" IBM Technical Disclosure Bulletin, vol. 37, No. 10, Oct. 1994, pp. 557-561.
"Designing Flexibility into Hardwired Logic" IBM Technical Disclosure Bulletin, vol. 37, No. 3, Mar. 1994, pp. 321-324.
"Multisequencing in a Single Instruction Stream Processing of Parallel Streams" IBM Technical Disclosure Bulletin, vol. 37, No. 1, Jan. 1994, pp. 133-139.
"Offloading Synchronization at 2nd Level" IBM Technical Disclosure Bulletin, vol. 36, No. 7, Jul. 1993, pp. 471-474.
"Multisequencing a Single Instruction Stream--Meta High-End Machine Eliminating SLIST and DLIST" IBM Technical Disclosure Bulletin, vol. 36, No. 6A, Jun. 1993, pp. 91-94.
MSIS Handling S/370 Serialization in MSIS Without Delay, IBM Technical Disclosure Bulletin, vol. 36, No. 1, Jan. 1993, pp. 466-469.
"MSIS MP Version" IBM Techncial Disclosure Bulletin, vol. 36, No. 1, Jan. 1993, pp. 317-322.
"System Support for Multiporcossing without an Atomic Storage" IBM Techincal Disclosure Bulletin, vol. 33, No. 9, Feb. 1991, pp. 18-23.
Slegel Timothy John
Webb Charles Franklin
Augspurger Lynn L.
Chang Jung-won
Ellis Richard L.
International Business Machines - Corporation
LandOfFree
Computer processor system for implementing the ESA/390 STOSM and does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Computer processor system for implementing the ESA/390 STOSM and, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Computer processor system for implementing the ESA/390 STOSM and will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-553053