Electrical computers and digital processing systems: memory – Storage accessing and control – Access timing
Patent
1997-08-07
2000-02-22
Thai, Tuan V.
Electrical computers and digital processing systems: memory
Storage accessing and control
Access timing
711 1, 711105, 711154, 711167, 711202, 711203, 36523001, 36523004, 36523005, 36523009, G06F 1200, G06F 1300
Patent
active
060292350
ABSTRACT:
A video RAM (VRAM) includes a dynamic random access memory (DRAM) having a serial I/O port coupled to a pipelined serial access memory (SAM). The pipelined SAM operates by partitioning a serial read operation into a sensing operation, a counter operation, and an output operation, where all three operations are performed concurrently in a pipelined fashion. The VRAM performs a split read transfer (SRI) operation where data is serially read from one portion of the SAM while new data is transferred from the DRAM to a another portion of the SAM The VRAM recognizes a late SRT operation occurring during the reading of the last bit from one of the SAM portions (known as a last bit transfer), when the address produced by a counter in the counter operation is one past a boundary of one of the SAM portions to invoke circuitry to automatically reload the counter and properly load the SAM pipeline.
REFERENCES:
patent: 4839856 (1989-06-01), Tanaka
patent: 4891795 (1990-01-01), Pinkham et al.
patent: 4989181 (1991-01-01), Harada
patent: 5042014 (1991-08-01), Pinkham et al.
patent: 5097447 (1992-03-01), Ogawa et al.
patent: 5179372 (1993-01-01), West et al.
patent: 5198999 (1993-03-01), Abe et al.
patent: 5200925 (1993-04-01), Morooka
patent: 5206831 (1993-04-01), Wakamatsu
patent: 5305278 (1994-04-01), Inoue et al.
patent: 5313431 (1994-05-01), Uruma et al.
patent: 5325329 (1994-06-01), Inoue et al.
patent: 5325332 (1994-06-01), Tagaya
patent: 5325502 (1994-06-01), McLaury
patent: 5379263 (1995-01-01), Ogawa et al.
patent: 5678017 (1997-10-01), Morgan
Micro)n Technology, Inc.
Thai Tuan V.
LandOfFree
Automatic reloading of serial read pipeline on last bit transfer does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Automatic reloading of serial read pipeline on last bit transfer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Automatic reloading of serial read pipeline on last bit transfer will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-529753