Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Patent
1998-06-22
2000-02-22
Tsai, Jey
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
438622, 438624, 438627, 438628, 438629, 438633, 438634, 438637, 438638, 438639, 438643, 438644, 438653, 438654, 438666, 438667, 438668, 438672, H01L 214763
Patent
active
06027994&
ABSTRACT:
A method to fabricate a dual damascene structure in a substrate is disclosed in the present invention. A first silicon oxide layer is deposited over the substrate and a silicon nitride layer is formed on the first silicon oxide layer. The first silicon oxide layer and the silicon nitride layer are etched in order to form a via hole on the substrate. Afterwards, a second silicon oxide layer is deposited to refill into the via hole and to cover the silicon nitride layer. A dry etching process is performed to remove the second silicon oxide layer in the via hole and to form a metal trench in the second silicon oxide layer on the silicon nitride layer and a metal trench in the second silicon oxide layer above the via hole. After the formation of the metal trenches, a portion of the second silicon oxide layer is remained on the sidewalls and the bottom of the via hole. A dry etching process is performed to remove the remaining portion of the second silicon oxide layer. At last, metal material is deposited to refill into the via hole and the metal trench, it is followed by the metal CMP processs to remove the excess metal over the silicon oxide. The dual metal-damascene structure on the substrate is complete.
REFERENCES:
patent: 5312777 (1994-05-01), Cronin et al.
patent: 5530262 (1996-06-01), Cronin et al.
patent: 5539255 (1996-07-01), Cronin
patent: 5614765 (1997-03-01), Avanzino et al.
patent: 5654232 (1997-08-01), Gardner
patent: 5686354 (1997-11-01), Avanzino et al.
patent: 5759911 (1998-06-01), Cronin et al.
patent: 5801094 (1998-09-01), Yew et al.
Huang Yimin
Yew Tri-Rung
Gurley Lynne A.
Tsai Jey
United Microelectronics Corp.
LandOfFree
Method to fabricate a dual metal-damascene structure in a substr does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method to fabricate a dual metal-damascene structure in a substr, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method to fabricate a dual metal-damascene structure in a substr will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-520160