Static information storage and retrieval – Addressing
Patent
1985-09-03
1988-06-14
Hecker, Stuart N.
Static information storage and retrieval
Addressing
365227, 365233, G11C 800
Patent
active
047516836
ABSTRACT:
A semiconductor memory device in accordance with the present invention operates in response to an address transition detection (ATD) signal for detecting a change in an x address as well as to a write enable signal WE to make the signal level on a selected word line vary according to the read mode and the write mode, whereby dissipation of electric power can be reduced.
REFERENCES:
patent: Re28905 (1976-07-01), Hodges
patent: 4023148 (1977-05-01), Heuber et al.
patent: 4272832 (1981-09-01), Ito
patent: 4348747 (1982-09-01), Takahashi
patent: 4360903 (1982-11-01), Plachno et al.
patent: 4446536 (1984-01-01), Rodgers
patent: 4460984 (1984-07-01), Knepper
patent: 4536859 (1985-08-01), Kamuro
Electronics, "4K Static RAMs Give Fast Access" by Advanced Micro Devices, May 13, 1976, pp. 137-138.
"16-K Static RAM Takes New Route to High Speed", by Rahul Sud et al., Electronics, Sep. 11, 1980, pp. 117-123.
"Address-Transistion Detection Speeds Up Byte-Wide Static RAMs" by John Barnes et al., Electronics, Nov. 3, 1983, pp. 142-144.
"A 20ns 64K CMOS SRAM", by Osamu Minato et al., IEEE, ISSCC/Thurs., Feb. 22, 1984, pp. 222-223.
Shinohara Hirofumi
Wada Tomohisa
Garcia Alfonso
Hecker Stuart N.
Mitsubishi Denki & Kabushiki Kaisha
LandOfFree
Static semiconductor memory device comprising word lines each op does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Static semiconductor memory device comprising word lines each op, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Static semiconductor memory device comprising word lines each op will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-509316