Dynamic differential amplifier

Details Dynamic differential amplifier Dynamic differential amplifier

1986-08-15

1988-06-14

Fears, Terrell W.

Static information storage and retrieval

Read/write circuit

Differential sensing

365189, 365210, G11C 1140, G11C 1300

Patent

active

047516810

ABSTRACT:
A semiconductor memory device comprising a plurality of bit lines and a plurality of dummy bit lines respectively associated with the bit lines, a plurality of memory cells arranged in association with each of the bit lines, a dummy cell arranged in association with each of the dummy bit lines, and a sense amplifier. The sense amplifier comprises a differential amplifier network responsive to a first activating signal for comparing the potential at one of the bit lines with the potential at the associated one of the dummy bit lines and producing one of two complementary signals selectively depending upon the relationship between the potentials compared, and a signal latch network responsive to a second activating signal and to each of the complementary signals output from the differential amplifier network the for producing one of two output signals respectively corresponding to the complementary signals from the differential amplifier means, the signal latch network being operative to have the aforesaid one of the output signals latched therein for a controlled period of time after the particular output signal has been produced by the signal latch network.

REFERENCES:
patent: 4613957 (1986-09-01), Iwahashi

Affiliated with

Also associated with

Rating

Dynamic differential amplifier does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Dynamic differential amplifier, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dynamic differential amplifier will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-509302