Static information storage and retrieval – Read/write circuit – Erase
Patent
1993-11-01
1994-08-23
Fears, Terrell W.
Static information storage and retrieval
Read/write circuit
Erase
365185, 365900, G11C 1300
Patent
active
053413393
ABSTRACT:
In a process for cleaning up a flash EEPROM memory array separated into blocks which may be separately erased, in which process all valid data is first written to other blocks of the array, and then the block is erased, the improvement including the step of determining a block to clean up based on a comparison of the number of invalid sectors each block includes and the number of switching operations which each block has undergone.
REFERENCES:
patent: 4642759 (1987-02-01), Foster
patent: 4644494 (1987-02-01), Muller
patent: 4757533 (1988-07-01), Allen et al.
patent: 4763305 (1988-08-01), Kuo
patent: 4802117 (1989-01-01), Chrosny et al.
patent: 4896262 (1990-01-01), Wayama et al.
patent: 4958315 (1990-09-01), Balch
patent: 5047989 (1991-09-01), Canepa et al.
patent: 5070474 (1991-12-01), Tuma et al.
patent: 5077737 (1991-12-01), Leger et al.
patent: 5111385 (1992-05-01), Hattori
patent: 5131089 (1992-07-01), Cole
patent: 5224070 (1993-06-01), Fandrich et al.
Solid-State Mass Storage Arrives, Product Feature, Memory Card Systems & Design, Jul./Aug. 1992.
Optimal Solid State Disk Architecture for Portable Computers, Dan Auclair Proceedings of Silicon Valley P.C. Design Conference, Jul. 9, 1991.
Fears Terrell W.
Intel Corporation
LandOfFree
Method for wear leveling in a flash EEPROM memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for wear leveling in a flash EEPROM memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for wear leveling in a flash EEPROM memory will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-507791