Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Patent
1996-06-26
1999-12-21
Quach, T. N.
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
438625, 438628, 438631, 438634, 438645, 438672, H01L 2128, H01L 2131
Patent
active
060048743
ABSTRACT:
The present invention describes a method for forming an interconnect to a region of an electronic device. The method comprises the steps of: forming a conductive material layer, wherein the conductive material layer fills an opening in a first dielectric layer and is disposed over the first dielectric layer; applying a patterning layer over the conductive material layer, wherein the patterning layer exposes a portion of the conductive material layer; etching the conductive material layer to remove the portion of the conductive material layer in order to provide an exposed conductive material structure that protrudes above the dielectric layer; forming a second dielectric layer; and planarizing the second dielectric layer to expose a portion of the exposed conductive material structure.
REFERENCES:
patent: 4410622 (1983-10-01), Dalal et al.
patent: 4536951 (1985-08-01), Rhodes et al.
patent: 4624864 (1986-11-01), Hartmann
patent: 4711701 (1987-12-01), McLevige
patent: 4824521 (1989-04-01), Kulkarni et al.
patent: 4866008 (1989-09-01), Brighton et al.
patent: 4892835 (1990-01-01), Rabinzohn et al.
patent: 4914056 (1990-04-01), Okumura
patent: 4917759 (1990-04-01), Fisher et al.
patent: 4954423 (1990-09-01), McMann et al.
patent: 4996133 (1991-02-01), Brighton et al.
patent: 5065208 (1991-11-01), Shah et al.
patent: 5166771 (1992-11-01), Godinho et al.
patent: 5219784 (1993-06-01), Solheim
patent: 5258096 (1993-11-01), Sandhu et al.
patent: 5385634 (1995-01-01), Butler et al.
patent: 5436199 (1995-07-01), Brighton
patent: 5514622 (1996-05-01), Bornstein et al.
Lee, et al., "A Process Technology For 1 Giga-Bit Dram", IEDM Tech. Dig, Dec. 1995, pp. 907-910.
Cypress Semiconductor Corporation
Quach T. N.
LandOfFree
Method for forming an interconnect does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for forming an interconnect, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for forming an interconnect will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-504600