Reducing power consumption in computer memory

Static information storage and retrieval – Read/write circuit – Data refresh

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

365229, G11C 700

Patent

active

061341673

ABSTRACT:
A computer system comprising an input/output device, a processor, a memory device, and a bridge logic device for interfacing the memory device to the processor and input/output device incorporates a refresh logic device for generating a memory refresh signal during suspend mode. Because the rate at which memory must be refreshed generally depends on the temperature of the memory device, the refresh logic varies the frequency of the refresh signal according to the temperature of the memory device, resulting in substantial power savings. In a preferred embodiment, the refresh logic uses a normal-rate refresh signal at the beginning of suspend mode and incrementally steps down the refresh rate as the memory temperature decreases. In other embodiments, the refresh logic incorporates a signal generator which produces a refresh signal at a frequency that varies according the output voltage from a temperature sensor or the temperature-sensitive resistance of a thermistor. In yet another embodiment, a variable-rate refresh logic is incorporated into the memory device, resulting in a self-refreshing memory module.

REFERENCES:
patent: 4393477 (1983-07-01), Murstani
patent: 4616346 (1986-10-01), Nakaizumi et al.
patent: 4716551 (1987-12-01), Inagaki
patent: 4901283 (1990-02-01), Hanbury et al.
patent: 5262998 (1993-11-01), Mnich et al.
patent: 5278796 (1994-01-01), Tillinghast et al.
patent: 5313428 (1994-05-01), Inoue
patent: 5321662 (1994-06-01), Ogawa
patent: 5379400 (1995-01-01), Barakat et al.
patent: 5465367 (1995-11-01), Reddy et al.
patent: 5495452 (1996-02-01), Cha
patent: 5680359 (1997-10-01), Jeong
patent: 5784328 (1998-07-01), Irrinki et al.
patent: 5801982 (1998-09-01), Blodgett
patent: 5808952 (1998-09-01), Fung et al.
patent: 5828619 (1998-10-01), Hirano et al.
Computer Organization and Design by John L. Hennessy and David A. Patterson; Morgan Kaufmann Publishers, Inc., San Francisco, California.
LM75, Digital Temperature Sensor and Thermal Watchdog with Two-Wire Interface, National Semiconductor, Oct. 1997.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Reducing power consumption in computer memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Reducing power consumption in computer memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Reducing power consumption in computer memory will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-475869

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.