Patent
1996-07-01
1999-03-02
Ellis, Richard L.
G06F 1516
Patent
active
058782680
ABSTRACT:
A computer system including one or more processing nodes, each of which includes one or more subnodes is provided. One of the subnodes (the controller subnode) manages the interface between the processing node and the remainder of the computer system. Other subnodes (snooper subnodes) are employed to store access rights for coherency units within the memory. The processing node's memory is logically divided into portions, and each subnode stores access rights for a particular memory portion. When a transaction is initiated within the processing node, the subnode storing the access rights for the coherency unit affected by the transaction analyzes the access rights and determines if the transaction may complete locally within the processing node. If coherency activity is required, the subnode asserts an ignore signal causing the transaction to be omitted while coherency activity is performed to acquire sufficient access rights. The access rights are updated concurrent with reissue of a transaction for which coherency activity is performed. In this manner, the updated access rights are available to subsequent transactions even though the access rights may be stored in a different subnode than the controller subnode (which performs the reissue transaction). In one embodiment, the updated access rights are conveyed within one of the address phases of the reissue transaction. A bytemask field within one of the address phases is used.
REFERENCES:
patent: 4648030 (1987-03-01), Bomba et al.
patent: 5428803 (1995-06-01), Chen et al.
patent: 5446841 (1995-08-01), Kitano et al.
patent: 5522058 (1996-05-01), Iwasa et al.
patent: 5577204 (1996-11-01), Brewer et al.
patent: 5606686 (1997-02-01), Tarui et al.
patent: 5613071 (1997-03-01), Rankin et al.
Cox et al., "Adaptive Cache Coherency for Detecting Migratory Shared Data," Proc. 20th Annual Symposium on Computer Architecture, May 1993, pp. 98-108.
Stenstrom et al., "An Adaptive Cache Coherence Protocol Optimized for Migratory Sharing," Proc. 20th Annual Symposium on Computer Architecture, May 1993 IEEE, pp. 109-118.
Wolf-Dietrich Weber et al., "Analysis of Cache Invalidation Patterns in Multiprocessors", Computer Systems Laboratory, Stanford University, CA, pp. 243-256 date unknown.
Kourosh et al., "Two Techniques to Enhance the Performance of Memory Consistency Models," 1991 International Conference on Parallel Processing, pp. 1-10.
Li et al., "Memory Coherence in Shared Virtual Memory Systems," 1986 ACM, pp. 229-239.
D. Lenoski, PhD, "The Description and Analysis of DASH: A Scalable Directory-Based Multiprocessor," DASH Prototype System, Dec. 1991, pp. 36-56.
Hagersten et al. "Simple COMA Node Implementations, " Ashley Saulsbury and Anders Landin Swedish Institute of Computer Science, 12 pages date unknown.
Saulsbury et al., "An Argument for Simple COMA," Swedish Institute of Computer Science, 10 pages date unknown.
Hagersten et al., "Simple COMA," Ashley Saulsbury and Anders Landin Swedish Institute of Computer Science, July 1993, pp. 233-259.
Lenoski et al., The Stanford Dash Multiprocessor, Mar. 1992, pp. 63-79, IEEE Computer.
Lenoski et al., The DASH Prototype: Logic Overhead and Performance, pp. 41-61, IEEE Transactions on Parallel and Distributed Systems, Vol. 4, No. 1, Jan. 1993.
Lenoski et al., Design of Scalable Shared-Memory Multiprocessors: The DASH Approach, pp. 62-67, IEEE 1990.
Ellis Richard L.
Kivlin B. Noel
Sun Microsystems Inc.
LandOfFree
Multiprocessing system configured to store coherency state withi does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multiprocessing system configured to store coherency state withi, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiprocessing system configured to store coherency state withi will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-432103