Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Patent
1997-06-27
1999-03-02
Donaghue, Larry D.
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
39580023, 395392, 395393, 395394, 395395, 39580041, 395568, 39580042, 711118, G06F 900
Patent
active
058782524
ABSTRACT:
A microprocessor is configured to generate help instructions in response to a data cache miss. The help instructions flow through the instruction processing pipeline of the microprocessor in a fashion similar to the instruction which caused the miss (the "miss instruction"). The help instructions use the source operands of the miss instruction to form the miss address, thereby providing the fill address using the same elements which are used to calculate cache access addresses. In one embodiment, a fill help instruction and a bypass help instruction are generated. The fill help instruction provides the input address to the data cache during the clock cycle in which the fill data arrives. The appropriate row of the data cache is thereby selected for storing the fill data. The bypass help instruction is dispatched to arrive in a second pipeline stage different from the stage occupied by the fill help instruction. The bypass help instruction causes the datum requested by the miss instruction to be forwarded to the destination of the miss instruction.
REFERENCES:
patent: 5291586 (1994-03-01), Jen et al.
patent: 5410682 (1995-04-01), Sites et al.
patent: 5761713 (1998-06-01), Lesartre
Chang, dD.C.-W. et al., Microarchitecture of HaL's memory management unit, IEEE Computer Society Press, pp. 272-280, Mar. 1995.
Chi-Hung Chi et al., Reducing memory latency using a small software driven array cache, IEEE Computer Society Press, 202-210 vol. 1, Jan. 1995.
Pawlovsky, A.P., A concurrent fault detection method for superscalar processors, IEEE Computer Society Press, pp. 139-144, Nov. 1992.
Quinones, L.K., The NS32605 cache controller, IEEE Computer Society Press, pp. 218-222, Mar. 1998.
Patterson et al., Computer Architectire: A Quantitative Approach, Morgan Kaufman Publishers, 1990, pp. 208-214, 228-243.
Lauterbach Gary R.
Lynch William L.
Donaghue Larry D.
Kivlin B. Noel
Sun Microsystems Inc.
Whitmore Stacy
LandOfFree
Microprocessor configured to generate help instructions for perf does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Microprocessor configured to generate help instructions for perf, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Microprocessor configured to generate help instructions for perf will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-431812