Nonvolatile ferroelectric memory device

Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C257SE27104, C257SE29164, C257SE29027

Reexamination Certificate

active

08035146

ABSTRACT:
A nonvolatile ferroelectric memory device includes a plurality of unit cell arrays, wherein each of the plurality of unit cell arrays includes: a bottom word line; a plurality of insulating layers formed on the bottom word line, respectively; a floating channel layer comprising a plurality of channel regions located on the plurality of insulating layers and a plurality of drain and source regions which are alternately electrically connected in series to the plurality of channel regions; a plurality of ferroelectric layers formed respectively on the plurality of channel regions of the floating channel layer; and a plurality of word lines formed on the plurality of ferroelectric layers, respectively. The unit cell array reads and writes a plurality of data by inducing different channel resistance to the plurality of channel regions depending on polarity states of the plurality of ferroelectric layers.

REFERENCES:
patent: 5723885 (1998-03-01), Ooishi
patent: 5751037 (1998-05-01), Aozasa et al.
patent: 6151241 (2000-11-01), Hayashi et al.
patent: 6222756 (2001-04-01), Lee
patent: 6532165 (2003-03-01), Katori
patent: 6614066 (2003-09-01), Stengl et al.
patent: 6777255 (2004-08-01), Yamazaki
patent: 6784473 (2004-08-01), Sakai et al.
patent: 6787832 (2004-09-01), Schmid et al.
patent: 2002/0054522 (2002-05-01), Inoue et al.
patent: 2003/0223292 (2003-12-01), Nejad et al.
patent: 08-335645 (1996-12-01), None
patent: 09-097851 (1997-04-01), None
patent: 10-303378 (1998-11-01), None
patent: 11-274423 (1999-10-01), None
patent: 2000-340759 (2000-12-01), None
patent: 2001-110192 (2001-04-01), None
patent: 2003-109376 (2003-04-01), None
patent: 1020030024223 (2003-03-01), None
Christer Svensson, “Forty Years of Feature-Size Predictions”, IEEE International Solid-State Circuits Conference, 2003, Digest of Technical Papers, S.35-36, 28-29; Sp. 2,3.Abs.
Kang et al., “A Dual-Gate Cell (DGC) FeRAM With NDRO and Random Access Scheme for Nanoscale and Terabit Non-Volatile Memory,” Integrated Ferroelectrics 81:141-148 (2006).

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Nonvolatile ferroelectric memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Nonvolatile ferroelectric memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Nonvolatile ferroelectric memory device will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-4289809

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.