Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
2010-03-22
2011-10-11
Wojciechowicz, Edward (Department: 2895)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C257S356000, C257S357000, C257S360000
Reexamination Certificate
active
08035162
ABSTRACT:
An integrated receiver with channel selection and image rejection substantially implemented on a single CMOS integrated circuit is described. A receiver front end provides programmable attenuation and a programmable gain low noise amplifier. Frequency conversion circuitry advantageously uses LC filters integrated onto the substrate in conjunction with image reject mixers to provide sufficient image frequency rejection. Filter tuning and inductor Q compensation over temperature are performed on chip. The filters utilize multi track spiral inductors. The filters are tuned using local oscillators to tune a substitute filter, and frequency scaling during filter component values to those of the filter being tuned. In conjunction with filtering, frequency planning provides additional image rejection. The advantageous choice of local oscillator signal generation methods on chip is by PLL out of band local oscillation and by direct synthesis for in band local oscillator. The VCOs in the PLLs are centered using a control circuit to center the tuning capacitance range. A differential crystal oscillator is advantageously used as a frequency reference. Differential signal transmission is advantageously used throughout the receiver. ESD protection is provided by a pad ring and ESD clamping structure that maintains signal integrity. Also provided are shunts at each pin to discharge ESD build up. The shunts utilize a gate boosting structure to provide sufficient small signal RF performance, and minimal parasitic loading.
REFERENCES:
patent: 4151425 (1979-04-01), Cappa
patent: 4763184 (1988-08-01), Krieger et al.
patent: 4789976 (1988-12-01), Fujishima
patent: 4818903 (1989-04-01), Kawano
patent: 4903329 (1990-02-01), Marik et al.
patent: 5031233 (1991-07-01), Ragan
patent: 5079612 (1992-01-01), Takamoto et al.
patent: 5180965 (1993-01-01), Nose
patent: 5237395 (1993-08-01), Lee
patent: 5290724 (1994-03-01), Leach
patent: 5329143 (1994-07-01), Chan et al.
patent: 5428829 (1995-06-01), Osburn et al.
patent: 5430595 (1995-07-01), Wagner et al.
patent: 5446302 (1995-08-01), Beigel et al.
patent: 5530612 (1996-06-01), Maloney
patent: 5574618 (1996-11-01), Croft
patent: 5610790 (1997-03-01), Staab et al.
patent: 5616943 (1997-04-01), Nguyen et al.
patent: 5654862 (1997-08-01), Worley et al.
patent: 5739587 (1998-04-01), Sato
patent: 5751507 (1998-05-01), Watt et al.
patent: 5825600 (1998-10-01), Watt
patent: 5828589 (1998-10-01), Degenhardt
patent: 5903419 (1999-05-01), Smith
patent: 5917220 (1999-06-01), Waggoner
patent: 5917336 (1999-06-01), Smith et al.
patent: 6011420 (2000-01-01), Watt et al.
patent: 6031257 (2000-02-01), Noto et al.
patent: 6034400 (2000-03-01), Waggoner et al.
patent: 6046897 (2000-04-01), Smith et al.
patent: 6078068 (2000-06-01), Tamura
patent: 6144542 (2000-11-01), Ker et al.
patent: 6445039 (2002-09-01), Woo et al.
patent: 6963110 (2005-11-01), Woo et al.
patent: 7092043 (2006-08-01), Vorenkamp et al.
patent: 7115952 (2006-10-01), Woo et al.
patent: 7417303 (2008-08-01), Woo et al.
patent: 7692247 (2010-04-01), Woo et al.
patent: 3723778 (1988-01-01), None
patent: 195 06 324 (1995-10-01), None
patent: 0 393 717 (1990-10-01), None
patent: 0 431 887 (1991-06-01), None
patent: 0 505 158 (1992-09-01), None
patent: 0 535 536 (1993-04-01), None
patent: 0 663 727 (1995-07-01), None
patent: WO 97/09786 (1997-03-01), None
International Preliminary Examining Report for International Application No. PCT/US00/00999, mailed Mar. 30, 2001.
Invitation to Pay Additional Fees and attached Partial Search Report, dated May 24, 2000, relating to International Appl. No. PCT/US99/26700.
International Search Report, dated Jul. 18, 2000, for International Appl. No. PCT/US00/00999.
Dallas Semiconductor, Data Sheet for DS1801, Dual Audio Taper Potentiometer, pp. 1-10.
Dallas Semiconductor, Data Sheet for DS1802, Dual Audio Taper Potentiometer With Pushbutton Control, pp. 1-17.
“Initial Determination, Administrative Law Judge Sidney Harris”, In the matter of: Certain Power Amplifier Chips Broadband Tuner Chips, Transceiver Chips, and Products Containing Same, Investigation No. 337-TA-490, U.S. International Trade Commission, Washington, DC, Aug. 17, 2004.
Ker et al., “Whole-Chip ESD Protection for CMOS VLSI/ULSI With Multiple Power Pins”, 94 IRW Final Report, pp. 124-128, 1994.
Ker et al., “ESD Protection to Overcome Internal Gate-Oxide Damage on Digital-Analog Interface of Mixed-Mode CMOS IC's”,Proc. 7th Europ. Symp. Reliability of Electron Devices, Failure Physics and Analysis, vol. 36, No. 11/12, pp. 1727-1730, 1996.
Ker et al., “Whole-Chip ESD Protection Scheme for CMOS Mixed-Mode IC's in Deep-Submicron CMOS Technology”,Proc. Of IEEE Custom Integrated Circuits Conference(CICC), Santa Clara, CA, May 5-8, 1997, pp. 31-34.
Ker et al., “Whole-Chip ESD Protection Design for Submicron CMOS VLSI”,IEEE International Symposium on Circuits and Systems, Jun. 9-12, 1997, Hong Kong, pp. 1920-1923.
Ker, Ming-Dou “Design of ESD/Latchup Protection in Submicron CMOS IC's,” VLSI Design Division, Computer & Communication Research Institute (CCL), Industrial Technology Research Institute (ITRI), dated Jul. 1997, 3 pages.
Ker, Ming-Dou, “Tutorial to Design of ESD/Latchup Protection in Submicron CMOS IC's”, VLSI Design Division, Computer & Communication Research Laboratories, Taiwan, Jul. 1997 (111 pages).
Ker, Ming-Duo, “Whole-Chip ESD Protection Design With Efficient VDD-to-VSS ESD Clamp Circuits for Submicron CMOS VLSI”,IEEE Transaction on Electron Devices, vol. 46, No. 1, pp. 173-183, Jan. 1999.
Ker et al., “ESD Buses for Whole-Chip ESD Protection”,Proc. Of IEEE International Symposium on Circuits and Systems, Orlando, Florida, pp. 545-548, May 30-Jun. 2, 1999.
Ker et al., “Whole-Chip ESD Protection Strategy for CMOS IC's With Multiple Mixed-Voltage Power Pins”,Proc. of 1999 International Symposium on VLSI Technology, System, and Application, Taipei, Taiwan, Jun. 8-10, 1999, pp. 298-301.
Narita et al.,. “A Novel On-Chip Electrostatic Discharge (ESD) Protection for Beyond 500 MHz DRAM”,IEDM Tech. Dig., pp. 539-542, 1995.
Narita et al., “A Novel On-Chip Electrostatic Discharge (ESD) Protection With Common Discharge Line for High-Speed CMOS LSI's”,IEEE Transactions on Electron Devices, vol. 44, No. 7, pp. 1124-1130, Jul. 7, 1997.
Photograph of Dallas Semiconductor DS1801, Dual Audio Taper Potentiometer (1 page).
Photograph of Dallas Semiconductor DS1802, Dual Audio Taper Potentiometer With Pushbutton Control (4 pages).
Poole et al., “A CMOS Subscriber Line Audio Processing Circuit Including Adaptive Balance,”IEEE Proceeding of the International Symposium on Circuits and Systems, US, New York, vol. Conf. 21, 1988, pp. 1931-1934.
“Special Master's Report and Recommendation on Claim Construction, Part One: The '039, '366, '412 and '712 Patents”,STmicroelectronics, Inc., Plaintiff v.Broadcom Corporation, Defendant, Civil Action No. 4:02-CV-362, The U.S. District Court for the Eastern District of Texas, Sherman Division, Dec. 31, 2003.
Thomas Polgreen, “Tutorial H, Selecting and Implementing the Appropriate ESD Protection Strategy”,Electrostatic Discharge Association, Rome, NY, Oct. 5, 1998 (47 pages).
Thomas Polgreen, “Tutorial I, Selecting and Implementing the Appropriate ESD Protection Strategy”,Electrostatic Discharge Association, Rome, NY, Sep. 22, 1997 (40 pages).
Weste et al., “Principles of CMOS VLSI Design”, Addison-Wesley Publishing Co., 1985, pp. 86-87.
Kindsfater Kenneth R.
Lu Fang
Woo Agnes N.
Broadcom Corporation
Sterne Kessler Goldstein & Fox P.L.L.C.
Wojciechowicz Edward
LandOfFree
System and method for ESD protection does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for ESD protection, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for ESD protection will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4282507