Method for shape and timing equivalent dimension extraction

Details Method for shape and timing equivalent dimension extraction Method for shape and timing equivalent dimension extraction

2008-09-16

2011-10-18

Levin, Naum (Department: 2825)

Miscellaneous hardware (e.g., bushing, carpet fastener, caster,

Checks and closers

Liquid

C716S055000, C430S005000

Reexamination Certificate

active

08037575

ABSTRACT:
An integrated circuit (IC) design method includes providing an IC layout contour based on an IC design layout of an IC device and IC manufacturing data; generating an effective rectangle layout to represent the IC layout contour; and simulating the IC device using the effective rectangular layout.

REFERENCES:
patent: 5048800 (1991-09-01), Miyazaki et al.
patent: 5440478 (1995-08-01), Fisher et al.
patent: 5666288 (1997-09-01), Jones et al.
patent: 5847965 (1998-12-01), Cheng
patent: 5963881 (1999-10-01), Kahn et al.
patent: 6028991 (2000-02-01), Akashi
patent: 6045619 (2000-04-01), Tai et al.
patent: 6077310 (2000-06-01), Yamamoto et al.
patent: 6289257 (2001-09-01), Sekine
patent: 6408219 (2002-06-01), Lamey, Jr. et al.
patent: 6410351 (2002-06-01), Bode et al.
patent: 6453447 (2002-09-01), Gardner et al.
patent: 6549864 (2003-04-01), Potyrailo
patent: 6795952 (2004-09-01), Stine et al.
patent: 6810296 (2004-10-01), Bode et al.
patent: 6810509 (2004-10-01), Murakami
patent: 6917849 (2005-07-01), Pasadyn et al.
patent: 6968253 (2005-11-01), Mack et al.
patent: 6980873 (2005-12-01), Shen
patent: 7144297 (2006-12-01), Lin et al.
patent: 7177788 (2007-02-01), Roessiger
patent: 7216320 (2007-05-01), Chang et al.
patent: 7302672 (2007-11-01), Pack et al.
patent: 7360191 (2008-04-01), Chang et al.
patent: 7363207 (2008-04-01), Kamon
patent: 7448018 (2008-11-01), Heng et al.
patent: 7464364 (2008-12-01), Kawachi
patent: 7665048 (2010-02-01), Chan et al.
patent: 7743349 (2010-06-01), Gupta et al.
patent: 2004/0029299 (2004-02-01), Pasadyn et al.
patent: 2004/0040001 (2004-02-01), Miller et al.
patent: 2004/0093107 (2004-05-01), Good et al.
patent: 2004/0181299 (2004-09-01), Yamazaki et al.
patent: 2005/0007577 (2005-01-01), Engelhard et al.
patent: 2005/0008227 (2005-01-01), Duan et al.
patent: 2005/0021272 (2005-01-01), Jenkins et al.
patent: 2005/0044514 (2005-02-01), Wu et al.
patent: 2005/0112474 (2005-05-01), Sandstrom
patent: 2005/0120328 (2005-06-01), Seltmann et al.
patent: 2005/0132306 (2005-06-01), Smith et al.
patent: 2005/0172251 (2005-08-01), Chang et al.
patent: 2005/0188338 (2005-08-01), Kroyan et al.
patent: 2005/0209820 (2005-09-01), Inoue et al.
patent: 2005/0240895 (2005-10-01), Smith et al.
patent: 2005/0288812 (2005-12-01), Cheng et al.
patent: 2006/0026539 (2006-02-01), Tetelbaum et al.
patent: 2006/0048010 (2006-03-01), Tai et al.
patent: 2006/0111804 (2006-05-01), Lin
patent: 2006/0123380 (2006-06-01), Ikeuchi
patent: 2006/0150132 (2006-07-01), Gupta
patent: 2006/0190876 (2006-08-01), Yamada
patent: 2006/0206851 (2006-09-01), Van Wingerden et al.
patent: 2006/0282189 (2006-12-01), Akisawa et al.
patent: 2007/0013695 (2007-01-01), Chmelar
patent: 2007/0055892 (2007-03-01), Pikus
patent: 2007/0101305 (2007-05-01), Smith et al.
patent: 2007/0201442 (2007-08-01), Hekmatpour et al.
patent: 2007/0234246 (2007-10-01), Sinha et al.
patent: 2007/0265725 (2007-11-01), Liu et al.
patent: 2007/0266356 (2007-11-01), Chang et al.
patent: 2007/0266362 (2007-11-01), Lai et al.
patent: 2007/0277134 (2007-11-01), Zhang et al.
patent: 2007/0288219 (2007-12-01), Zafar et al.
patent: 2009/0009741 (2009-01-01), Okita et al.
patent: 2009/0070725 (2009-03-01), Yamada
patent: 2009/0199151 (2009-08-01), Banerjee et al.
Tian, Yuxin, et al., “Impact of photolithography and Mask Variability on Interconnect Parasitics,” 10 pages.
Zhou, Ying, et al., “A New Methodology for Interconnect Parasitics Extraction Considering Photo-Lithography Effects,” 6 pages.
U.S. Appl. No. 12/025,933, filed Feb. 5, 2008 by Francis Ko, Chih-Wei Lai, Kewei Zuo, Henry Lo, Jean Wang, Ping-hsu Chen, Chun-Hsien Lin, and Chen-Hua yu for “Novel Methodology to Realize Automatic Virtual metrology,” 23 pages.
Cheng, Y.C., et al., “Patterning Effect and Correlated Electrical Model of Post-OPC MOSFET Devices,” Proceeding of SPIE vol. 6521 65210G-1 to 65210G-9, 9 pages.
Ottesen, Craig, “Front Opening Pod (FOUP) Fire Protection: A General Overview,” International Sematech, Nov. 5, 1999, 10 pages.
Chen, Kuah-Chou, et al., “Integrated Circuits Industry/Front-Opening Unified Pod Auto-Loading Structure,” Knowledge Bridge, No. 22, Apr. 2002, 4 pages.
Chappell, Jeff, “The Future is the FOUP—company Business and Marking,” Electronic News, Jul. 17, 2000, 2 pages.
Ouyang, Charles, et al., “An Analytical Model of Multiple ILD thickness Variation induced by Interaction of Layout Pattern and CMP Process,” IEEE Transactions on Semiconductor Manufacturing, Aug. 2000, 7 pages.
Raghvendra, Srinivas, et al., “DFM: Linking Design and Manufacturing,” Proceedings of the 18th International conference on VLSI Design held jointly with 4th International Conference on Embedded Systems Design, VLSID, 2005, 4 pages.
Tsuijikawa, Hiroyuki, et al., “Power=Supply Noise Reduction with Design for Manufacturability,” IEICE Trans Fundamentals, vol. E88-A, No. 12, Dec. 2005, 8 pages.
Yue, H. H., et al., “Fault Detection of Plasma Etchers using Optical Emission Spectra,” Aug. 2000, IEEE Transactions on Semiconductor Manufacturing, vol. 13, Issue 3, 12 pages.
Huang, Yi-Ting, et al., “Importance of Data Quality in Virtual metrology,” IEEE Industrial Electronics, IECON 2006, 32nd Annual Conference, Nov. 6-10, 2006, 6 pages.
Chang, Yaw-Jen, et al., “Virtual Metrology Technique for Semiconductor Manufacturing,” Neural Networks, 2006, IJCNN '06, International Joint conference Jul. 16-21, 2006, 5 pages.
Lin, Tung-Ho, et al., “A Virtual Metrology Scheme for Predicting CVD Thickness in Semiconductor Manufacturing,” Robotics and Automation, ICRA Proceedings 2006, IEEE International Conference May 15-19, 2006, 6 pages.
Chappell, Jeff, “The Future is the FOUP—Company Business and Marketing”, Electronic News, Jul. 17, 2000, 2 pages.
Chen, Kuan-Chou, et al., “Integrated Circuits Industry / Front-Opening Unified Pod Audo-Loading Structure,” Knowledge Bridge, No. 22, Apr. 2002, 4 pages.
Cheng, Y.C., et al., “Patterning Effect and Correlated Electrical Model of Post-OPC MOSFET Devices,” Proc. of SPIE vol. 6521 65210G-1 to 65210G-9 (9 pages).
U.S. Appl. No. 12/025,933, filed Feb. 5, 2008 by Francis Ko, Chih-Wei Lai, Kewei Zuo, Henry Lo, Jean Wang, Ping-Hsu Chen, Chun-Hsien Lin, and Chen-Hua Yu for “Novel Methodology to Realize Automatic Virtual Metrology”, 23 pages of text, 7 pages of drawings.
Ottesen, Craig, “Front Opening Pod (FOUP) Fire Protection: A General Overview,” International Sematech Nov. 5, 1999, 10 pages.

Affiliated with

Also associated with

Rating

Method for shape and timing equivalent dimension extraction does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for shape and timing equivalent dimension extraction, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for shape and timing equivalent dimension extraction will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4282005