Apparatus and method for calibrating on-die termination in...

Details Apparatus and method for calibrating on-die termination in... Apparatus and method for calibrating on-die termination in...

2008-01-14

2011-11-29

Ismail, Shawki S (Department: 2819)

Electronic digital logic circuitry

Signal sensitivity or transmission integrity

Bus or line termination

Reexamination Certificate

active

08067956

ABSTRACT:
An on-die termination circuit in a semiconductor memory apparatus can comprise a comparing block for comparing a reference voltage with a code voltage corresponding to a code and outputting a comparison signal, a counting block for changing the code based on the comparison signal, and controlling block for controlling the counting block based on a match result of previous and current values of the comparison signal.

REFERENCES:
patent: 7019555 (2006-03-01), Lee
patent: 7034567 (2006-04-01), Jang
patent: 7057415 (2006-06-01), Allen et al.
patent: 7064989 (2006-06-01), Na et al.
patent: 7151390 (2006-12-01), Nguyen et al.
patent: 7151700 (2006-12-01), Ba
patent: 2002/0050838 (2002-05-01), Kim et al.
patent: 2006/0006903 (2006-01-01), Choi et al.
patent: 2006/0226868 (2006-10-01), Lee et al.
patent: 2004-310981 (2004-11-01), None
patent: 2005-228458 (2005-08-01), None
patent: 2006-129423 (2006-05-01), None
patent: 1020020037605 (2002-05-01), None
patent: 1020060000300 (2006-01-01), None

Affiliated with

Also associated with

Rating

Apparatus and method for calibrating on-die termination in... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Apparatus and method for calibrating on-die termination in..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for calibrating on-die termination in... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4267433