Semiconductor memory device with reduced data access time

Details Semiconductor memory device with reduced data access time Semiconductor memory device with reduced data access time

2007-08-29

2011-11-29

Mai, Son L (Department: 2827)

Static information storage and retrieval

Read/write circuit

Data refresh

C365S189040, C365S230050

Reissue Patent

active

RE042976

ABSTRACT:
A memory device includes at least two cell blocks connected to a global bit line for outputting data in response to an instruction; at least one global bit line connection unit for selectively connecting the global bit line to each cell block under control of a control block, one global bit line connection unit being allocated between the two cell blocks; and said control block for controlling output of data stored in each cell block to the global bit line and restoration of the outputted data of the global bit line to the original cell block or another cell block which is determined by depending upon whether data in response to a next instruction is outputted from the original cell block or another cell block.

REFERENCES:
patent: 5210723 (1993-05-01), Bates et al.
patent: 5299157 (1994-03-01), Kimura et al.
patent: 5555529 (1996-09-01), Hose, Jr. et al.
patent: 5625602 (1997-04-01), Hasegawa et al.
patent: 5715423 (1998-02-01), Levy
patent: 5892724 (1999-04-01), Hasegawa et al.
patent: 5917745 (1999-06-01), Fujii
patent: 5996041 (1999-11-01), Kim
patent: 6023423 (2000-02-01), Aritome
patent: 6058065 (2000-05-01), Lattimore et al.
patent: 6125071 (2000-09-01), Kohno et al.
patent: 6134169 (2000-10-01), Tanaka
patent: 6191988 (2001-02-01), DeBrosse
patent: 6445611 (2002-09-01), Fifield et al.
patent: 6522600 (2003-02-01), Ohshima et al.
patent: 6545936 (2003-04-01), Yoo et al.
patent: 6661706 (2003-12-01), Kawai et al.
patent: 6768663 (2004-07-01), Ogata
patent: 6768692 (2004-07-01), Luk et al.
patent: 7088637 (2006-08-01), Ko et al.
patent: 7248538 (2007-07-01), Iizuka
patent: 7327616 (2008-02-01), Kameda et al.
patent: 7382641 (2008-06-01), Kang et al.
patent: 7480766 (2009-01-01), Gorobets
patent: 2001/0014046 (2001-08-01), Sakamoto
patent: 2002/0016967 (2002-02-01), Carlile
patent: 2002/0031014 (2002-03-01), Yabe et al.
patent: 2002/0154536 (2002-10-01), Perner
patent: 2002/0159319 (2002-10-01), Kirihata et al.
patent: 2003/0051148 (2003-03-01), Garney
patent: 2003/0076719 (2003-04-01), Byeon et al.
patent: 2006/0181924 (2006-08-01), Cha
patent: 2007/0195635 (2007-08-01), Chen et al.
patent: 02-143982 (1990-06-01), None
patent: 03-127144 (1991-05-01), None
patent: 06-131867 (1994-05-01), None
patent: 07-169295 (1995-07-01), None
patent: 11-306751 (1999-11-01), None
patent: 11-339466 (1999-12-01), None
patent: 2002-334579 (2002-11-01), None
patent: 2002-334580 (2002-11-01), None
Park, Y.K., “Highly Manufacturable 90 nm DRAM Technology”, 2002 IEEE, pp. 819-822.
Marc Haberland, “Synchrone laufen schneller”, Funktionsweise und Technologie synchroner DRAMs, Elektronik, 19/1995, pp. 113-119.

Affiliated with

Also associated with

Rating

Semiconductor memory device with reduced data access time does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory device with reduced data access time, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device with reduced data access time will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4263966